


REV	DESCRIPTION	DATE	BY
-	Initial Release	3/27/08	EAW

T3-3002 Rev -

**T3-3002**  
**Safety Board CPLD Programming**  
**Guide**  
**Revision: -**




T3-3002 Rev -

## TABLE OF CONTENTS

<b>1</b>	<b><u>PROGRAMMING GUIDE OVERVIEW.....</u></b>	<b>3</b>
<b>2</b>	<b><u>EQUIPMENT AND TOOLS REQUIRED .....</u></b>	<b>3</b>
<b>3</b>	<b><u>EXPLANATION OF XILINX PROJECT FILES .....</u></b>	<b>3</b>
<b>4</b>	<b><u>TEST SETUP.....</u></b>	<b>3</b>
<b>5</b>	<b><u>PROGRAMMING .....</u></b>	<b>4</b>
<b>5.1</b>	<b>START XILINX ISE &amp; OPEN PROJECT .....</b>	<b>4</b>
<b>5.2</b>	<b>IMPLEMENT DESIGN .....</b>	<b>5</b>
<b>5.3</b>	<b>PROGRAMMING THE CPLD .....</b>	<b>6</b>
<b>6</b>	<b><u>COMPLETION.....</u></b>	<b>11</b>

## TABLE OF FIGURES & REPORT TABLES

FIGURE 1	HARDWARE PROGRAMMING SETUP .....	4
FIGURE 2	XILINX ISE MAIN WINDOW .....	4
FIGURE 3	XILINX ISE WITH PROJECT OPEN .....	5
FIGURE 4	EXPANDED “PROCESSES” WINDOW .....	5
FIGURE 5	“IMPLEMENT TOP MODULE” COMMAND .....	6
FIGURE 7	IMPLEMENTATION COMPLETION SCREEN .....	6
FIGURE 8	PROGRAMMING IMPACT WINDOW.....	7
FIGURE 9	ASSIGN CONFIGURATION FILE .....	7
FIGURE 10	MAIN PROGRAMMING WINDOW .....	8
FIGURE 11	PROCESS SELECTION WINDOW.....	9
FIGURE 12	ERASE OPTIONS WINDOW.....	9
FIGURE 13	ERASE PROGRESS WINDOW .....	10
FIGURE 14	PROGRAMMING PROPERTIES WINDOW .....	10
FIGURE 15	PROGRAMMING PROGRESS WINDOW.....	11
FIGURE 16	TRANSCRIPT WINDOW .....	11
TABLE 1	REQUIRED EQUIPMENT .....	3
TABLE 2	REQUIRED XILINX FILES .....	3



## 1 Programming Guide Overview

This programming guide will give all the steps to program the Safety Board CPLD. If any modifications are required to the CPLD logic, the main schematic used for this project may be modified and saved. Then, follow all steps outlined below.

Note: a simpler, programming only solution could have been employed, but since this is low, non-production type of programming, going through all the steps from the start using the schematic seems to be a more flexible approach that allows CPLD logic modification.

Also, the screen shots shown below may not match exactly depending on the version of the ISE software used, however, at the time of this document versions 9 and 10 were very similar in look an operation.

## 2 Equipment and Tools Required

The table below lists the equipment and tools required to complete programming.

Item #	Qty	Model / Part Number	Description
1	1	Xilinx ISE Software 10.1	Xilinx Software for Design & Programming
2	1	Xilinx DLC9 Platform Cable USB	TCS3 Lab System
3	1	+5V TCS3 Power Supply	+5V Power for Safety Board
4	1	Safety Board	Safety Board to be programmed
5	REF	Xilinx Safety Board ISE Project, Rev D	<a href="http://irtfweb.ifa.hawaii.edu/~tcs3/tcs3/Design/Safety_Board_CPLD/SB_CPLD_RevD.zip">http://irtfweb.ifa.hawaii.edu/~tcs3/tcs3/Design/Safety_Board_CPLD/SB_CPLD_RevD.zip</a>

Table 1 Required equipment

## 3 Explanation of Xilinx Project Files

Before continuing to the setup section, the required Xilinx ISE project files should be explained. There are many files that are created automatically when using Xilinx ISE and this can be confusing when first using the tool. Below are the required files for the project. Any other files present in the directory may be deleted if desired or can be ignored. All files are contained in the *main* directory, "Safety\_Board\_Rev\_D", for example. All other subdirectories may be deleted or ignored. Rev D is used in the examples. If a higher revision exists, substitute that revision for Rev D.

File	Description
SB_WD.ise	Main Xilinx ISE project file.
Safety_brd_CPLD_schematic.sch	ISE Safety Board CPLD Logic Schematic file
logic_locked.ucf	CPLD pinout assignment & timing constraints
Rev_Block_Main.sym	Symbol for main rev block used in schematic.
Rev_Block.sym	Symbol for rev block used in schematic.
IFA_Title_Block.sym	Symbol for title block used in schematic.
cpld_all_scm.pdf	<b>NOT REQUIRED</b> Useful PDF of all design elements in Xilinx library for CPLD.

Table 2 Required Xilinx files.

## 4 Test Setup

Follow these steps to setup for programming:

1. Install Xilinx ISE Software if not already installed.

2. Connect the Xilinx Platform Cable USB DLC9 to the PC via USB and to the Safety Board JTAG header via the ribbon cable (red dotted wire on ribbon represents pin #1).
3. Connect the +5V power supply to the Safety Board. Apply power.




Figure 1 Hardware programming setup (Rev C Safety Board shown).

## 5 Programming

### 5.1 Start Xilinx ISE & Open Project

1. Start the Xilinx ISE software.




Figure 2 Xilinx ISE main window.

2. Open the Safety Board project, “Safety\_Board\_Rev\_C.ise” using File->Open Project.




Figure 3 Xilinx ISE with project open.

## 5.2 Implement Design

1. Expand the “Implement Design” heading in the “Processes” window. Then expand the sub-heading “Generate Programming File”.




Figure 4 Expanded “Processes” window.

From the Processes menu, select (right click) Implement Design->Rerun All.




Figure 5 “Rerun All” command.

The blue arrows in the “Processes” window under “Implement Design” will begin to rotate. When the ISE tool is finished with the final step of generating the program file, the window will look similar to:

**Summary**

Design Name	Safety_brd_CPLD_schematic
Fitting Status	Successful
Software Version	K.31
Device Used	XC9572-7-PC84
Date	6-26-2008, 3:37PM

**RESOURCE SUMMARY**

Macrocells Used	Perms Used	Registers Used	Pins Used	Function Block Inputs Used
5972 (82%)	99360 (28%)	4572 (63%)	69/69 (100%)	75144 (53%)

**PIN RESOURCES**

Signal Type	Required	Mapped	Pin Type	Used	Total
Input	31	31	I/O	63	64
Output	10	10	GCK:IO	3	3
Bidirectional	25	25	GTS:IO	2	2
GCK	2	2	GSR:IO	1	1
GTS	0	0			
GSR	1	1			

**GLOBAL RESOURCES**

Generating detailed pachs report ...  
C:/Documents has been created.  
Process "Generate Timing" completed successfully  
Started : "Generate Programming File".  
Release 10.1 - Programming File Generator K.31 (nt)  
Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.  
Process "Generate Programming File" completed successfully

Figure 6 Implementation completion screen.

### 5.3 Programming the CPLD

1. Select (double click) on “Configure Device (IMPACT)” in the “Processes” window. Select “Configure devices using Boundary-Scan (JTAG)”. Click Finish.




Figure 7 Programming iMPACT window.

2. A window will automatically pop up. Select “Safety\_brd\_CPLD\_schematic.jed”. This file was automatically created by ISE. Click Open.




Figure 8 Assign configuration file.

The window will now look like:




Figure 9 Main programming window.



3. Select “Program” via a right mouse click on the green graphic of the CPLD or under the “Processes” window.




Figure 10 Process selection window.

4. Erase CPLD (optional). If the CPLD is new, it may not have write protection on. However, if this is a part that was previously programmed for the Safety Board, it will likely have write protect on. This requires a separate erase cycle. Select “Erase” via a right mouse click on the green graphic of the CPLD or under the “Processes” window.




Figure 11 Erase Options window.




Figure 12 Erase progress window.

5. Select “Program” via a right mouse click on the green graphic of the CPLD or under the “Processes” window. From the window that pops up, select “Verify”, “Erase Before Programming”, and “Write Protect”.

Note: “Write Protect” is used because as Xilinx states, “The write security bits provide added protection against accidental device erasure or reprogramming when the JTAG pins are subject to noise, such as during system power-up.”




Figure 13 Programming Properties window.

A progress window will pop up.




Figure 14 Programming progress window.

Upon completion, the “Transcript” window should have an indication that says “Programming completed successfully”.




Figure 15 Transcript window.

## 6 Completion

The CPLD is now programmed. Power down the +5V supply and disconnect the programmer. The Safety Board must now be tested using the Safety Board Test Procedure before it is to be used in the IRTF TCS.