DIO 6533
User Manual

High-Speed Digital I/O Boards for
PCI, PXI, CompactPCI, AT, EISA, or
PCMCIA Bus Systems

July 1997 Edition
Part Number 321464B-01

© Copyright 1997 National Instruments Corporation. All rights reserved.
Internet Support
support@natinst.com
E-mail: info@natinst.com
FTP Site: ftp.natinst.com
Web Address: http://www.natinst.com

Bulletin Board Support
BBS United States: (512) 794-5422
BBS United Kingdom: 01635 551422
BBS France: 01 48 65 15 59

Fax-on-Demand Support
(512) 418-1111

Telephone Support (U.S.)
Tel: (512) 795-8248
Fax: (512) 794-5678

International Offices
Australia 03 9879 5166, Austria 0662 45 79 90 0, Belgium 02 757 00 20,
Canada (Ontario) 905 785 0085, Canada (Québec) 514 694 8521, Denmark 45 76 26 00,
Finland 09 725 725 11, France 01 48 14 24 24, Germany 089 741 31 30,
Hong Kong 2645 3186, Israel 03 5734815, Italy 02 413091, Japan 03 5472 2970,
Korea 02 596 7456, Mexico 5 520 2635, Netherlands 0348 433466, Norway 32 84 84 00,
Singapore 2265886, Spain 91 640 0085, Sweden 08 730 49 70, Switzerland 056 200 51 51,
Taiwan 02 377 1200, United Kingdom 01635 523545

National Instruments Corporate Headquarters
6504 Bridge Point Parkway   Austin, TX 78730-5039   Tel: (512) 794-0100
Important Information

Warranty

The PCI-DIO-32HS, PXI-6533, AT-DIO-32HS, and DAQCard-6533 devices are warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

The media on which you receive National Instruments software are warranted not to fail to execute programming instructions, due to defects in materials and workmanship, for a period of 90 days from date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace software media that do not execute programming instructions if National Instruments receives notice of such defects during the warranty period. National Instruments does not warrant that the operation of the software shall be uninterrupted or error free.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments believes that the information in this manual is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.

EXCEPT AS SPECIFIED HEREIN, NATIONAL INSTRUMENTS MAKES NO WARRANTIES, EXPRESS OR IMPLIED, AND SPECIFICALLY DISCLAIMS ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. CUSTOMER’S RIGHT TO RECOVER DAMAGES CAUSED BY FAULT OR NEGLIGENCE ON THE PART OF NATIONAL INSTRUMENTS SHALL BE LIMITED TO THE AMOUNT THERETOFORE PAID BY THE CUSTOMER. NATIONAL INSTRUMENTS WILL NOT BE LIABLE FOR DAMAGES RESULTING FROM LOSS OF DATA, PROFITS, USE OF PRODUCTS, OR INCIDENTAL OR CONSEQUENTIAL DAMAGES, EVEN IF ADVISED OF THE POSSIBILITY THEREOF. This limitation of the liability of National Instruments will apply regardless of the form of action, whether in contract or tort, including negligence. Any action against National Instruments must be brought within one year after the cause of action accrues. National Instruments shall not be liable for any delay in performance due to causes beyond its reasonable control.

The warranty provided herein does not cover damages, defects, malfunctions, or service failures caused by owner’s failure to follow the National Instruments installation, operation, or maintenance instructions; owner’s modification of the product; owner’s abuse, misuse, or negligent acts; and power failure or surges, fire, flood, accident, actions of third parties, or other events outside reasonable control.

Copyright

Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

Trademarks

LabVIEW®, NI-DAQ®, RTSI®, ComponenWorks™, CVI™, DAQCard™, MITE™, SCXI™, and VirtualBench™ are trademarks of National Instruments Corporation.

Product and company names listed are trademarks or trade names of their respective companies.

WARNING REGARDING MEDICAL AND CLINICAL USE OF NATIONAL INSTRUMENTS PRODUCTS

National Instruments products are not designed with components and testing intended to ensure a level of reliability suitable for use in treatment and diagnosis of humans. Applications of National Instruments products involving medical or clinical treatment can create a potential for accidental injury caused by product failure, or by errors on the part of the user or application designer. Any use or application of National Instruments products for or involving medical or clinical treatment must be performed by properly trained and qualified medical personnel, and all traditional medical safeguards, equipment, and procedures that are appropriate in the particular situation to prevent serious injury or death should always continue to be used when National Instruments products are being used. National Instruments products are NOT intended to be a substitute for any form of established process, procedure, or equipment used to monitor or safeguard human health and safety in medical or clinical treatment.
About This Manual
Organization of This Manual................................................................. xi
Conventions Used in This Manual.............................................................. xii
National Instruments Documentation ....................................................... xii
Related Documentation.............................................................................. xiii
Customer Communication........................................................................ xiv

Chapter 1
Introduction
About the DIO 6533 Devices................................................................. 1-1
Using PXI with CompactPCI................................................................. 1-2
What You Need to Get Started .......................................................... 1-3
Software Programming Choices .......................................................... 1-4
  National Instruments Application Software ........................................ 1-4
  NI-DAQ Driver Software ................................................................. 1-5
  Register-Level Programming ............................................................ 1-6
Optional Equipment.............................................................................. 1-7
Unpacking......................................................................................... 1-8

Chapter 2
Installation and Configuration
Software Installation........................................................................... 2-1
Hardware Installation.......................................................................... 2-1
  Installing the PCI-DIO-32HS ............................................................ 2-1
  Installing the PXI-6533 .................................................................. 2-2
  Installing the AT-DIO-32HS ............................................................. 2-3
  Installing the DAQCard-6533 .......................................................... 2-3
PCI, PXI, and DAQCard Device Configuration..................................... 2-4
## Table of Contents

### Chapter 3
**Hardware Overview**
- Unstrobed I/O ................................................................. 3-4
- Strobed I/O—Pattern Generation and Handshaking ................. 3-5
  - Pattern and Change Detection ........................................ 3-6
    - Pattern-Detection Triggers ........................................ 3-6
    - Change Detection .................................................... 3-7
    - Message Generation ................................................. 3-8
  - Handshaking Protocols .................................................. 3-8
    - 8255 Emulation .................................................... 3-9
    - Level ACK .......................................................... 3-9
    - Leading-Edge Pulse .............................................. 3-9
    - Long Pulse .......................................................... 3-9
    - Trailing-Edge Pulse ............................................... 3-9
    - Burst Mode .......................................................... 3-10
  - Comparing Protocols ..................................................... 3-10
  - Starting a Handshaking Transfer ....................................... 3-12
  - Controlling the Startup Sequence .................................... 3-12
  - Controlling Line Polarities ........................................... 3-13
- Transfer Rates .................................................................. 3-13

### Chapter 4
**Signal Connections**
- I/O Connector .................................................................. 4-1
  - Signal Descriptions ..................................................... 4-3
  - Signal Characteristics ................................................ 4-6
  - Control Signal Summary ............................................. 4-7
- RTSI Bus Interface ........................................................... 4-7
  - Board and RTSI Clocks ............................................. 4-8
  - RTSI Triggers ............................................................ 4-8
- Data Signal Connections ................................................... 4-9
  - Unstrobed I/O ........................................................... 4-10
  - Strobed I/O .................................................................. 4-12
Chapter 5
Signal Timing

Pattern-Generation Timing ................................................................. 5-1
Request Timing ................................................................. 5-2
  Internal Requests ................................................................. 5-2
  External Requests ................................................................. 5-2
Trigger Timing ................................................................. 5-3
Handshake Timing ................................................................. 5-4
  8255 Emulation ................................................................. 5-4
    Input ................................................................................ 5-5
    Output ........................................................................ 5-6
    8255 Emulation Mode Timing Specifications ................ 5-8
Other Asynchronous Modes ................................................................. 5-9
  Level-ACK Mode ................................................................. 5-9
    Input ................................................................................ 5-9
    Output ........................................................................ 5-10
    Level-ACK Mode Timing Specifications ........ 5-11
  Leading-Edge Mode ................................................................. 5-14
    Input ................................................................................ 5-14
    Output ........................................................................ 5-14
    Leading-Edge Mode Timing Specifications ........ 5-16
  Long-Pulse Mode ................................................................. 5-19
    Long-Pulse Mode Timing Specifications ................ 5-20
  Trailing-Edge Mode ................................................................. 5-23
    Input ................................................................................ 5-23
    Output ........................................................................ 5-23
    Trailing-Edge Mode Timing Specifications ........ 5-25
Burst Mode ................................................................. 5-27
  Burst Mode Timing Specifications ........................................ 5-28
Appendix A
Specifications

Appendix B
Optional Adapter Description

Appendix C
Customer Communication

Glossary

Index

Figures

Figure 1-1. The Relationship Between the Programming Environment, NI-DAQ, and Your Hardware ................................................................. 1-6

Figure 2-1. DAQCard-6533 Completed Installation ................................................. 2-4

Figure 3-1. PCI-DIO-32HS/PIXI-6533 Block Diagram ............................................... 3-2
Figure 3-2. AT-DIO-32HS Block Diagram ................................................................. 3-3
Figure 3-3. DAQCard-6533 Block Diagram ............................................................... 3-4
Figure 3-4. Pattern Detection Example ................................................................. 3-7

Figure 4-1. 6533 Device I/O Connector Pin Assignments ........................................ 4-2
Figure 4-2. RTSI Bus Signal Connection ................................................................. 4-9
Figure 4-3. Example of Data Signal Connections .................................................. 4-11
Figure 4-4. Transmission Line Terminations ......................................................... 4-16

Figure 5-1. Pattern-Generation Timing ................................................................. 5-1
Figure 5-2. Internal Request Timing ................................................................. 5-2
Figure 5-3. External Request Timing ................................................................. 5-3
Figure 5-4. Trigger Input Signal Timing ................................................................. 5-4
Figure 5-5. 8255 Emulation Mode Input ............................................................... 5-6
Figure 5-6. 8255 Emulation Mode Output ............................................................. 5-7
Figure 5-7. 8255 Emulation Timing ..................................................................... 5-8
Figure 5-8. Level-ACK Mode Input ................................................................. 5-10
Figure 5-9. Level-ACK Mode Output ................................................................. 5-11
Figure 5-10. Level-ACK Mode Input Timing ....................................................... 5-12
Figure 5-11. Level-ACK Mode Output Timing .......................................................... 5-13
Figure 5-12. Leading-Edge Mode Input ................................................................. 5-15
Figure 5-13. Leading-Edge Mode Output .............................................................. 5-16
Figure 5-14. Leading-Edge Mode Input Timing ..................................................... 5-17
Figure 5-15. Leading-Edge Mode Output Timing ................................................... 5-18
Figure 5-16. Long-Pulse Mode Input ................................................................. 5-19
Figure 5-17. Long-Pulse Mode Output .................................................................. 5-20
Figure 5-18. Long-Pulse Mode Input Timing ........................................................ 5-21
Figure 5-19. Long-Pulse Mode Output Timing ...................................................... 5-22
Figure 5-20. Trailing-Edge Mode Input ................................................................. 5-24
Figure 5-21. Trailing-Edge Mode Output ............................................................... 5-25
Figure 5-22. Trailing-Edge Mode Input Timing ..................................................... 5-26
Figure 5-23. Trailing-Edge Mode Output Timing .................................................. 5-27
Figure 5-24. Input Burst Mode Transfer Example ............................................... 5-28
Figure 5-25. Output Burst Mode Transfer Example ............................................. 5-29
Figure 5-26. Burst Mode Output Timing (Default) ............................................. 5-30
Figure 5-27. Burst Mode Input Timing (Default) ................................................... 5-31
Figure 5-28. Burst Mode Output Timing (PCLK Reversed) ................................ 5-32
Figure 5-29. Burst Mode Input Timing (PCLK Reversed) ...................................... 5-33

Figure B-1. 68-to-50-Pin Adapter Pin Assignments .............................................. B-2

Table

Table 1-1. Pins Used by the PXI-6533 Device ......................................................... 1-3
Table 2-1. PC AT I/O Address Map ...................................................................... 2-6
Table 2-2. PC AT Interrupt Assignment Map ...................................................... 2-8
Table 2-3. PC AT 16-Bit DMA Channel Assignment Map ................................... 2-9
Table 3-1. 6533 Handshaking Protocols ............................................................... 3-11
Table 4-1. Signal Descriptions ............................................................................. 4-3
Table 4-2. Control Signal Summary .................................................................. 4-7
This manual describes the electrical and mechanical aspects of the DIO 6533 (formerly called DIO-32HS) family of devices, and contains information concerning their operation and programming. Unless otherwise noted, text applies to all devices in the DIO 6533 family. The devices named DIO-32HS and 6533 are the same in functionality; their primary difference is the bus interface.

The DIO 6533 family includes the following devices:

- PCI-DIO-32HS
- PXI-6533
- AT-DIO-32HS
- DAQCard-6533

**Organization of This Manual**

The *DIO 6533 User Manual* is organized as follows:

- Chapter 1, *Introduction*, describes the DIO 6533 (DIO-32HS) devices, lists what you need to get started, describes optional equipment, and explains how to unpack your device.
- Chapter 2, *Installation and Configuration*, explains how to install and configure your DIO 6533 device.
- Chapter 3, *Hardware Overview*, provides an overview of the hardware functions of your DIO 6533 device.
- Chapter 4, *Signal Connections*, describes how to make input and output signal connections to your DIO 6533 device via the device I/O connector and RTSI connector.
- Chapter 5, *Signal Timing*, provides detailed timing specifications for DIO 6533 pattern generation and for the various full, two-way handshaking modes.
- Appendix A, *Specifications*, lists the specifications for the DIO 6533 devices.
About This Manual

• Appendix B, *Optional Adapter Description*, describes the optional 68-to-50-pin DIO 6533 device adapter.

• Appendix C, *Customer Communication*, contains forms you can use to request help from National Instruments or to comment on our products.

• The *Glossary* contains an alphabetical list and descriptions of terms used in this manual, including acronyms, abbreviations, definitions, metric prefixes, mnemonics, and symbols.

• The *Index* alphabetically lists topics covered in this manual, including the page where you can find the topic.

Conventions Used in This Manual

The following conventions are used in this manual:

< >  Angle brackets containing numbers separated by an ellipsis represent a range of values associated with a bit or signal name (for example, DIOB<3..0>).

♦  The ♦ symbol indicates that the text following it applies only to a specific DIO 6533 device.

**bold italic**  Bold italic text denotes a note, caution, or warning.

6533 device  6533 device refers to the PCI-DIO-32HS, PXI-6533, AT-DIO-32HS, and DAQCard-6533 devices, unless otherwise noted.

*italic*  Italic text denotes emphasis, a cross reference, or an introduction to a key concept.

SCXI  SCXI stands for Signal Conditioning eXtensions for Instrumentation and is a National Instruments product line designed to perform front-end signal conditioning for National Instruments plug-in DAQ boards.

The *Glossary* lists abbreviations, acronyms, definitions, metric prefixes, mnemonics, symbols, and terms.

National Instruments Documentation

The *DIO 6533 User Manual* is one piece of the documentation set for your DAQ system. You could have any of several types of documents, depending on the hardware and software in your system. Use the documentation you have as follows:
• **Getting Started with SCXI**—If you are using SCXI, this is the first manual you should read. It gives an overview of the SCXI system and contains the most commonly needed information for the modules, chassis, and software.

• Your SCXI hardware user manuals—If you are using SCXI, read these manuals next for detailed information about signal connections and module configuration. They also explain in greater detail how the module works and contain application hints.

• Your DAQ hardware documentation—This documentation has detailed information about the DAQ hardware that plugs into or is connected to your computer. Use this documentation for hardware installation and configuration instructions, specification information about your DAQ hardware, and application hints.

• Software documentation—You may have both application software and NI-DAQ software documentation. National Instruments application software includes LabVIEW, LabWindows®/CVI, ComponentWorks, and VirtualBench. After you set up your hardware system, use either your application software documentation or the NI-DAQ documentation to help you write your application. If you have a large, complicated system, it is worthwhile to look through the software documentation before you configure your hardware.

• Accessory installation guides or manuals—If you are using accessory products, read the terminal block and cable assembly installation guides. They explain how to physically connect the relevant pieces of the system. Consult these guides when you are making your connections.

• **SCXI Chassis Manual**—If you are using SCXI, read this manual for maintenance information on the chassis and installation instructions.

### Related Documentation

The following documents contain information that you may find helpful as you read this manual:

• Your computer’s technical reference manual

• National Instruments *PXI Specification*, rev. 1.0

• *PICMG CompactPCI 2.0 R2.1*
Customer Communication

National Instruments wants to receive your comments on our products and manuals. We are interested in the applications you develop with our products, and we want to help if you have problems with them. To make it easy for you to contact us, this manual contains comment and configuration forms for you to complete. These forms are in Appendix C, *Customer Communication*, at the end of this manual.
Introduction

This chapter describes the DIO 6533 (DIO-32HS) devices, lists what you need to get started, describes optional equipment, and explains how to unpack your device.

About the DIO 6533 Devices

Thank you for buying a National Instruments DIO 6533 device. The 6533 devices are 32-bit, parallel digital I/O interfaces for PC-compatible computers, or PXI or CompactPCI chassis. The 6533 devices offer digital data acquisition, digital waveform generation, and high-speed, flexible handshaking.

The PCI-DIO-32HS and PXI-6533 are completely switchless, jumperless DAQ devices for PCI buses and PXI or CompactPCI chassis, respectively. Both contain the National Instruments MITE PCI interface. The MITE offers bus-master operation, PCI burst transfers, and high-speed DMA controllers for continuous, scatter-gather DMA without requiring DMA resources from your computer. See the Using PXI with CompactPCI section in this chapter for more information on your PXI-6533 device.

The AT-DIO-32HS is a completely switchless, jumperless DAQ device for AT (16-bit ISA) buses. The AT-DIO-32HS implements the Plug and Play ISA Specification so that your operating system can configure all DMA channels, interrupts, and base I/O addresses. You can easily change device configurations without removing the device from your computer. The AT-DIO-32HS offers dual DMA with channel switching for uninterrupted, high-speed data transfer.

The DAQCard-6533 is a general-purpose digital I/O card for computers equipped with Type II PCMCIA slots. The small size and weight of the DAQCard-6533, coupled with low power consumption, make this card ideal for use in portable computers, making remote digital data acquisition practical. The card requires very little operating power and has a standby mode that uses even less power, thus extending the life of your computer batteries.
Each 6533 device contains the National Instruments DAQ-DIO chip, providing two independent channels of digital input and output, pattern generation, and handshaking. Each channel offers the following functions:

- Selectable data path width (8, 16, or 32 bits)
- 16-sample-deep FIFO buffer
- 16-bit and 32-bit counters for timebase and interval generation, with a maximum timing resolution of 50 ns
- A handshaking controller implementing six flexible timing protocols
- Start and stop trigger detection and digital pattern detection
- 24 mA outputs
- Hysteresis and diode-based line termination on all inputs

With 6533 devices, you can use your computer or chassis as a digital I/O tester, logic analyzer, or system controller for laboratory testing, production testing, and industrial process monitoring and control.

For detailed 6533 device specifications, see Appendix A, *Specifications*.

### Using PXI with CompactPCI

Using PXI-compatible products with standard CompactPCI products is an important feature provided by the *PXI Specification*, rev. 1.0. If you use a PXI compatible plug-in device in a standard CompactPCI chassis, you will be unable to use PXI-specific functions, but you can still use the basic plug-in device functions. For example, the RTSI bus on your PXI-6533 device is available in a PXI chassis, but not in a CompactPCI chassis.

The CompactPCI specification permits vendors to develop sub-buses that coexist with the basic PCI interface on the CompactPCI bus. Compatible operation is not guaranteed between CompactPCI devices with different sub-buses nor between CompactPCI devices with sub-buses and PXI. The standard implementation for CompactPCI does not include these sub-buses. Your PXI-6533 device will work in any standard CompactPCI chassis adhering to the *PICMG CompactPCI 2.0 R2.1* document.
PXI specific features are implemented on the J2 connector of the CompactPCI bus. Table 1-1 lists the J2 pins used by your PXI-6533 device. Your PXI device is compatible with any CompactPCI chassis with a sub-bus that does not drive these lines. Even if the sub-bus is capable of driving these lines, the PXI device is still compatible as long as those pins on the sub-bus are disabled by default and not ever enabled. Damage may result if these lines are driven by the sub-bus.

Table 1-1. Pins Used by the PXI-6533 Device

<table>
<thead>
<tr>
<th>PXI-6533 Signal</th>
<th>PXI Pin Name</th>
<th>PXI J2 Pin Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>RTSI Trigger (0..6)</td>
<td>PXI Trigger (0..6)</td>
<td>B16, A16, A17, A18, B18, C18, E18</td>
</tr>
<tr>
<td>Reserved</td>
<td>PXI Star</td>
<td>D17</td>
</tr>
<tr>
<td>RTSI Clock</td>
<td>PXI Trigger (7)</td>
<td>E16</td>
</tr>
<tr>
<td>Reserved</td>
<td>LBR (7, 8, 10, 11, 12)</td>
<td>A3, C3, E3, A2, B2</td>
</tr>
</tbody>
</table>

What You Need to Get Started

To set up and use your DIO 6533 device, you will need the following:

- One of the following devices:
  - PCI-DIO-32HS
  - PXI-6533
  - AT-DIO-32HS
  - DAQCard-6533

- *DIO 6533 User Manual*
Chapter 1  Introduction

❑ One of the following software packages and documentation:
  NI-DAQ for PC compatibles
  LabVIEW for Windows
  LabWindows/CVI
  ComponentWorks
  VirtualBench

❑ Appropriate cable:
  PSHR68-68M (DAQCard-6533 only)
  Shielded or ribbon cable (for all devices)

❑ Your computer, PXI, or CompactPCI chassis and controller

Software Programming Choices

There are several options to choose from when programming your National Instruments DAQ hardware. You can use LabVIEW, LabWindows/CVI, ComponentWorks, VirtualBench, or NI-DAQ.

National Instruments Application Software

LabVIEW features interactive graphics, a state-of-the-art user interface, and a powerful graphical programming language. The LabVIEW Data Acquisition VI Library, a series of VIs for using LabVIEW with National Instruments DAQ hardware, is included with LabVIEW. The LabVIEW Data Acquisition VI Library is functionally equivalent to the NI-DAQ software.

LabWindows/CVI features interactive graphics and a state-of-the-art user interface, and uses the ANSI standard C programming language. The LabWindows/CVI Data Acquisition Library, a series of functions for using National Instruments DAQ hardware, is included with LabWindows/CVI. The LabWindows/CVI Data Acquisition Library is functionally equivalent to the NI-DAQ software.

ComponentWorks contains tools for data acquisition and instrument control built on NI-DAQ driver software. ComponentWorks provides a higher-level programming interface for building virtual instruments through standard OLE controls and DLLs. With ComponentWorks, you can use all of the configuration tools, resource management utilities, and interactive control utilities included with NI-DAQ.
VirtualBench features virtual instruments that combine DAQ products, software, and your computer to create a stand-alone instrument with the added benefit of the processing, display, and storage capabilities of your computer. VirtualBench instruments load and save waveform data to disk in the same forms that can be used in popular spreadsheet programs and word processors.

Using LabVIEW, LabWindows/CVI, ComponentWorks, or VirtualBench software will greatly reduce the development time for your data acquisition and control application.

**NI-DAQ Driver Software**

The NI-DAQ driver software is included at no charge with all National Instruments DAQ hardware. NI-DAQ is not packaged with SCXI or accessory products, except for the SCXI-1200. NI-DAQ has an extensive library of functions that you can call from your application programming environment. These functions include routines for analog input (A/D conversion), buffered data acquisition (high-speed A/D conversion), analog output (D/A conversion), waveform generation (timed D/A conversion), digital I/O, counter/timer operations, SCXI, RTSI, calibration, messaging, and acquiring data to extended memory.

NI-DAQ has both high-level DAQ I/O functions for maximum ease of use and low-level DAQ I/O functions for maximum flexibility and performance. Examples for high-level functions are streaming data to disk or acquiring a certain number of data points. An example of a low-level function is writing directly to registers on the DAQ device. NI-DAQ does not sacrifice performance of National Instruments DAQ devices because it lets multiple devices operate at their peak performance, even simultaneously.

NI-DAQ also internally addresses many of the complex issues between the computer and the DAQ hardware such as programming interrupts and DMA controllers. NI-DAQ maintains a consistent software interface so that you can change platforms with minimal modifications to your code. Whether you are using conventional programming languages or NI-DAQ software, your application uses the NI-DAQ driver software, as illustrated in Figure 1-1.
You can use your 6533 device, together with other AT (16-bit ISA), PCI, PC, EISA, DAQCard, and DAQPad Series DAQ hardware, with NI-DAQ software for PC compatibles. The PCI-DIO-32HS or AT-DIO-32HS requires version 5.0 or later. The PXI-6533 or DAQCard-6533 requires version 5.1 or later.

### Register-Level Programming

The final option for programming any National Instruments DAQ hardware is to write register-level software. Writing register-level programming software can be very time-consuming and inefficient and is not recommended for most users.

Even if you are an experienced register-level programmer, consider using NI-DAQ or National Instruments application software to program your National Instruments DAQ hardware. Using National Instruments application software is as easy and as flexible as register-level programming and can save weeks of development time.
Optional Equipment

National Instruments offers a variety of products to use with your 6533 device, including cables, connector blocks, and other accessories, as follows:

- Cables and cable assemblies, shielded and ribbon
- Connector blocks, shielded and unshielded 50 and 68-pin screw terminals
- Real Time System Integration (RTSI) bus cables
- SCXI modules and accessories for isolating digital signals, controlling relays, and creating isolated analog outputs
- Low channel-count signal conditioning modules, devices, and accessories, including relays and optical isolation

Some cables and accessories require use of the 68 to 50-pin DIO 6533 device adaptor, detailed in Appendix B, *Optional Adapter Description*.

For more specific information about these products, refer to your National Instruments catalogue or web site, or call the office nearest you.
Unpacking

Your 6533 device is shipped in an antistatic package to prevent electrostatic damage to the device. Electrostatic discharge can damage several components on the device. To avoid such damage in handling the device, take the following precautions:

- Ground yourself via a grounding strap or by holding a grounded object.
- Touch the antistatic package to a metal part of your computer chassis before removing the device from the package.
- Remove the device from the package and inspect the device for loose components or any sign of damage. Notify National Instruments if the device appears damaged in any way. Do not install a damaged device into your computer.
- *Never* touch the exposed pins of connectors.
- Store your 6533 device in the antistatic envelope when not in use.
This chapter explains how to install and configure your DIO 6533 device.

Software Installation

Install your software before you install your 6533 device. Refer to the appropriate release notes indicated below for specific instructions on the software installation sequence.

If you are using NI-DAQ, refer to your NI-DAQ release notes. Find the installation section for your operating system and follow the instructions given there.

If you are using LabVIEW, LabWindows/CVI, or other National Instruments application software packages, refer to the appropriate release notes. After you have installed your application software, refer to your NI-DAQ release notes and follow the instructions given there for your operating system and application software package.

Hardware Installation

Following are general installation instructions for each device. Consult your computer or chassis user manual or technical reference manual for specific instructions about installing new devices in your computer or chassis.

Installing the PCI-DIO-32HS

You can install a PCI-DIO-32HS in any available 5 V PCI expansion slot in your computer.

1. Turn off and unplug your computer.
2. Remove the top cover or access port to the expansion slots.
3. Remove the expansion slot cover on the back panel of the computer.
4. Touch the metal part inside your computer to discharge any static electricity that might be on your clothes or body.

5. Insert the PCI-DIO-32HS into a 5 V PCI slot. It may be a tight fit, but do not force the device into place.

6. Screw the mounting bracket of the PCI-DIO-32HS to the back panel rail of the computer.

7. Visually verify the installation.

8. Replace the top cover of your computer.

9. Plug in and turn on your computer.

Installing the PXI-6533

You can install a PXI-6533 in any available 5 V peripheral slot in your PXI or CompactPCI chassis.

Note: The PXI-6533 has connections to several reserved lines on the CompactPCI J2 connector. Before installing a PXI-6533 in a CompactPCI system that uses J2 connector lines for purposes other than PXI, see Using PXI with CompactPCI in Chapter 1, Introduction, of this manual.

1. Turn off and unplug your PXI or CompactPCI chassis.

2. Choose an unused PXI or CompactPCI 5 V peripheral slot. For maximum performance, install the PXI-6533 in a slot that supports bus arbitration, or bus-master cards. The PXI-6533 contains onboard bus-master DMA logic that can operate only in such a slot. If you choose a slot that does not support bus masters, you will have to disable the onboard DMA controller using your software. PXI-compliant chassis must have bus arbitration for all slots.

3. Remove the filler panel for the peripheral slot you have chosen.

4. Touch a metal part on your chassis to discharge any static electricity that might be on your clothes or body.

5. Insert the PXI-6533 in the selected 5 V slot. Use the injector/ejector handle to fully inject the device into place.

6. Screw the front panel of the PXI-6533 to the front panel mounting rails of the PXI or CompactPCI chassis.
7. Visually verify the installation.
8. Plug in and turn on the PXI or CompactPCI chassis.

**Installing the AT-DIO-32HS**

You can install an AT-DIO-32HS in any available AT (16-bit ISA) or EISA expansion slot in your computer.

1. Turn off and unplug your computer.
2. Remove the top cover or access port to the expansion slots.
3. Remove the expansion slot cover on the back panel of the computer.
4. Touch the metal part inside your computer to discharge any static electricity that might be on your clothes or body.
5. Insert the AT-DIO-32HS into an AT (16-bit ISA) or EISA slot. It may be a tight fit, but *do not force* the device into place.
6. Screw the mounting bracket of the AT-DIO-32HS to the back panel rail of the computer.
7. Visually verify the installation.
8. Replace the top cover of the computer.
9. Plug in and turn on your computer.

**Installing the DAQCard-6533**

You can install your DAQCard-6533 in any available Type II PCMCIA slot in your computer. See Figure 2-1 for the completed installation.

1. Turn off your computer. If your computer supports hot insertion, you may insert or remove the DAQCard-6533 at any time, whether the computer is powered on or off.
2. Remove the PCMCIA slot cover on your computer, if any.
3. Insert the PCMCIA bus connector of the DAQCard-6533 into the PCMCIA slot. The card is keyed so that you can insert it only one way.
4. Attach the I/O cable. Be very careful not to put strain on the I/O cable when inserting it into and removing it from the DAQCard-6533. When plugging and unplugging the cable, always grasp the cable by the connector. *Never* pull directly on the I/O cable to unplug it from the DAQCard-6533.
Your 6533 device is installed. The device is now ready for software configuration.

**PCI, PXI, and DAQCard Device Configuration**

The PCI-DIO-32HS, PXI-6533, and DAQCard-6533 are completely software configurable. The system software automatically allocates all device resources, including base memory address and interrupt level. These devices do not require DMA controller resources from your computer.
AT Device Configuration

The plug and play feature of the AT-DIO-32HS makes it completely software configurable. You can use software to configure the base I/O address, DMA channels, and interrupt levels.

Bus Interface

The AT-DIO-32HS works in either a Plug and Play mode or a switchless mode. These modes dictate how system resources are determined and assigned to the device.

Plug and Play Mode

The AT-DIO-32HS is fully compatible with the industry-standard Intel/Microsoft Plug and Play Specification version 1.0a. A Plug and Play system arbitrates and assigns system resources through software, freeing you from manually setting switches and jumpers. These resources include the device base I/O address, DMA channels, and interrupt channels. The AT-DIO-32HS is configured at the factory to request these resources from the Plug and Play Configuration Manager.

The Configuration Manager receives all of the resource requests at startup, compares the available resources to those requested, and assigns the available resources as efficiently as possible to the Plug and Play devices. Application software can query the Configuration Manager to determine the resources assigned to each device without your involvement. The Plug and Play software is installed as a device driver or as an integral component of the computer BIOS.

Switchless Data Acquisition

You can use your AT-DIO-32HS device in a non-Plug and Play system as a switchless DAQ device. A non-Plug and Play system is a system in which the Configuration Manager has not been installed and which does not contain any non-National Instruments Plug and Play products. Use a configuration utility, such as the NI-PnP or Intel configuration utilities, to enter the base address, DMA, and interrupt selections, and the application software assigns them to the device.

Note: Avoid resource conflicts with non-National Instruments devices. For example, do not configure two devices to have the same base address.
Base I/O Address Selection

The AT-DIO-32HS device can be configured to use a base address in the range of 100 to 3E0 hex. The AT-DIO-32HS occupies 16 bytes of address space and must be located on a 16-byte boundary. Therefore, valid addresses include 100, 110, 120, ..., 3D0, 3E0 hex. This selection is software configured and does not require you to manually change any settings on the device.

DMA Channel Selection

The AT-DIO-32HS can achieve high transfer rates by using up to two 16-bit DMA channels. The AT-DIO-32HS can use only 16-bit DMA channels, which correspond to channels 5, 6, and 7 in an AT (16-bit ISA) computer and channels 0, 1, 2, 3, 5, 6, and 7 in an EISA computer. These selections are all software configured and do not require you to manually change any settings on the device.

Interrupt Channel Selection

The AT-DIO-32HS increases bus efficiency by using an interrupt channel for event notification. The AT-DIO-32HS can use interrupt channel 3, 4, 5, 6, 7, 9, 10, 11, 12, 14, or 15. This selection is software-configured and does not require you to manually change any settings on the device.

Tables 2-1, 2-2, and 2-3 provide information concerning possible conflicts in base address, DMA channel, and interrupt channel assignment when configuring your AT-DIO-32HS device.

Table 2-1. PC AT I/O Address Map

<table>
<thead>
<tr>
<th>I/O Address Range (Hex)</th>
<th>Device</th>
</tr>
</thead>
<tbody>
<tr>
<td>100 to 1EF</td>
<td>—</td>
</tr>
<tr>
<td>1F0 to 1F8</td>
<td>IBM PC AT Fixed Disk</td>
</tr>
<tr>
<td>200 to 20F</td>
<td>PC and PC AT Game Controller, reserved</td>
</tr>
<tr>
<td>210 to 213</td>
<td>PC-DIO-24 – default</td>
</tr>
<tr>
<td>218 to 21F</td>
<td>—</td>
</tr>
<tr>
<td>220 to 23F</td>
<td>Previous generation of AT-MIO boards – default</td>
</tr>
</tbody>
</table>
### Table 2-1. PC AT I/O Address Map (Continued)

<table>
<thead>
<tr>
<th>I/O Address Range (Hex)</th>
<th>Device</th>
</tr>
</thead>
<tbody>
<tr>
<td>240 to 25F</td>
<td>AT-DIO-32F – default</td>
</tr>
<tr>
<td>260 to 27F</td>
<td>Lab-PC/PC+ – default</td>
</tr>
<tr>
<td>278 to 28F</td>
<td>AT Parallel Printer Port 2 (LPT2)</td>
</tr>
<tr>
<td>279</td>
<td>Reserved for Plug and Play operation</td>
</tr>
<tr>
<td>280 to 29F</td>
<td>WD EtherCard+ – default</td>
</tr>
<tr>
<td>2A0 to 2BF</td>
<td>—</td>
</tr>
<tr>
<td>2E2 to 2F7</td>
<td>—</td>
</tr>
<tr>
<td>2F8 to 2FF</td>
<td>PC, AT Serial Port 2 (COM2)</td>
</tr>
<tr>
<td>300 to 30F</td>
<td>3Com EtherLink – default</td>
</tr>
<tr>
<td>310 to 31F</td>
<td>—</td>
</tr>
<tr>
<td>320 to 32F</td>
<td>IBM PC/XT Fixed Disk Controller</td>
</tr>
<tr>
<td>330 to 35F</td>
<td>—</td>
</tr>
<tr>
<td>360 to 363</td>
<td>PC Network (low address)</td>
</tr>
<tr>
<td>364 to 367</td>
<td>Reserved</td>
</tr>
<tr>
<td>368 to 36B</td>
<td>PC Network (high address)</td>
</tr>
<tr>
<td>36C to 36F</td>
<td>Reserved</td>
</tr>
<tr>
<td>370 to 366</td>
<td>PC, AT Parallel Printer Port 1 (LPT1)</td>
</tr>
<tr>
<td>380 to 38C</td>
<td>SDLC Communications</td>
</tr>
<tr>
<td>380 to 389</td>
<td>Bisynchronous (BSC) Communications (alternate)</td>
</tr>
<tr>
<td>390 to 393</td>
<td>Cluster Adapter 0</td>
</tr>
<tr>
<td>394 to 39F</td>
<td>—</td>
</tr>
<tr>
<td>3A0 to 3A9</td>
<td>BSC Communications (primary)</td>
</tr>
<tr>
<td>3AA to 3AF</td>
<td>—</td>
</tr>
<tr>
<td>3B0 to 3BF</td>
<td>Monochrome Display/Parallel Printer Adapter 0</td>
</tr>
</tbody>
</table>
Chapter 2  Installation and Configuration

Table 2-2 shows the PC AT interrupt assignments.

Table 2-2. PC AT Interrupt Assignment Map

<table>
<thead>
<tr>
<th>IRQ</th>
<th>Device</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>Available</td>
</tr>
<tr>
<td>14</td>
<td>Fixed Disk Controller</td>
</tr>
<tr>
<td>13</td>
<td>Coprocessor</td>
</tr>
<tr>
<td>12</td>
<td>AT-DIO-32F – default</td>
</tr>
<tr>
<td>11</td>
<td>AT-DIO-32F – default</td>
</tr>
<tr>
<td>10</td>
<td>AT-MIO-16 – default</td>
</tr>
<tr>
<td>9</td>
<td>PC Network – default</td>
</tr>
<tr>
<td>8</td>
<td>Real-Time Clock</td>
</tr>
<tr>
<td>7</td>
<td>Parallel Port 1 (LPT1)</td>
</tr>
<tr>
<td>6</td>
<td>Diskette Drive Controller</td>
</tr>
<tr>
<td>5</td>
<td>Parallel Port 2 (LPT2)</td>
</tr>
<tr>
<td>4</td>
<td>Serial Port 1 (COM1)</td>
</tr>
</tbody>
</table>

Table 2-1. PC AT I/O Address Map (Continued)

<table>
<thead>
<tr>
<th>I/O Address Range (Hex)</th>
<th>Device</th>
</tr>
</thead>
<tbody>
<tr>
<td>3C0 to 3CF</td>
<td>Enhanced Graphics Adapter, VGA</td>
</tr>
<tr>
<td>3D0 to 3DF</td>
<td>Color/Graphics Monitor Adapter, VGA</td>
</tr>
<tr>
<td>3E0 to 3EF</td>
<td>—</td>
</tr>
<tr>
<td>3F0 to 3F7</td>
<td>Diskette Controller</td>
</tr>
<tr>
<td>3F8 to 3FF</td>
<td>Serial Port 1 (COM1)</td>
</tr>
<tr>
<td>A79</td>
<td>Reserved for Plug and Play operation</td>
</tr>
</tbody>
</table>
Table 2-2. PC AT Interrupt Assignment Map (Continued)

<table>
<thead>
<tr>
<th>IRQ</th>
<th>Device</th>
</tr>
</thead>
</table>
| 3   | Serial Port 2 (COM2)  
     | BSC, BSC Alternate  
     | Cluster (primary)  
     | PC Network, PC Network Alternate  
     | WD EtherCard+ – default  
     | 3Com EtherLink – default |
| 2   | IRQ 8-15 Chain (from interrupt controller 2) |
| 1   | Keyboard Controller Output Buffer Full |
| 0   | Timer Channel 0 Output |

Table 2-3 shows the PC AT 16-bit DMA channel assignments.

Table 2-3. PC AT 16-Bit DMA Channel Assignment Map

<table>
<thead>
<tr>
<th>Channel</th>
<th>Device</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>AT-MIO-16 Series – default</td>
</tr>
</tbody>
</table>
| 6       | AT-MIO-16 Series – default  
     | AT-DIO-32F – default |
| 5       | AT-DIO-32F – default |
| 4       | Cascade for DMA Controller #1 (channels<0..3>) |

Note: EISA computers also have channels<0..3> available as 16-bit DMA channels.
This chapter provides an overview of the hardware functions of your DIO 6533 device.

Each 6533 device contains the National Instruments DAQ-DIO chip, a 32-bit general-purpose digital I/O interface. The DAQ-DIO chip enables the 6533 device to perform single-line and single-point input and output, digital data acquisition, digital waveform generation, and high-speed data transfer using a wide range of handshaking protocols.

Figures 3-1, 3-2, and 3-3 show the block diagrams for the 6533 devices.
Chapter 3  Hardware Overview

Figure 3-1. PCI-DIO-32HS/PXI-6533 Block Diagram
Chapter 3 Hardware Overview

Figure 3-2. AT-DIO-32HS Block Diagram
Unstrobed I/O

The 6533 devices can perform unstrobed I/O, which is basic digital I/O that employs no handshaking or hardware-controlled timing. You can write or read data directly to or from the four digital I/O ports of the 6533 devices. The I/O ports contain eight lines each and are labeled A, B, C, and D. You can configure each line individually for either input or output.

When you perform only unstrobed I/O, the 6533 device does not require its handshaking control and status signals to carry timing information. Therefore, you can use the REQ and STOPTRIG lines as extra data inputs, and the ACK and PCLK lines as extra data outputs.
Strobed I/O—Pattern Generation and Handshaking

The 6533 devices can also perform strobed I/O. Strobed I/O is data transfer in which the 6533 hardware regulates timing or performs handshaking functions. The 6533 devices have two handshaking controllers and can perform up to two strobed operations simultaneously. The operations can be input transfers, output transfers, or one of each.

You select the width of each transfer by allocating the digital I/O ports into two groups for the two controllers. For example, by allocating ports A and B to group 1, you can perform a 16-bit strobed transfer using the group 1 controller. Any port that you do not allocate to a group, you can use for unstrobed I/O.

LabVIEW users should note that the LabVIEW documentation uses the term *group* in another context. LabVIEW *groups* do not correspond directly to hardware groups.

Each hardware group has its own, independent set of timing control lines—ACK (STARTTRIG), REQ, PCLK, and STOPTRIG—to carry control, status, clocking, and trigger information.

Any external device that the 6533 devices control, monitor, test, or communicate with is referred to as a *peripheral device*.

Strobed operations fall into two categories—*pattern generation* and *full, or two-way, handshaking transfer*.

In pattern generation, data acquisition applications typically require sampling input data at a predetermined frequency. Similarly, waveform-generation applications require driving output data to specific output patterns at a predetermined frequency. You can regulate the frequency by supplying a timing signal to the REQ line; this signal is an external request. The 6533 devices can also generate their own REQ pulses, or internal requests. Each group has a 32-bit counter to regulate the period between transfers.

In pattern generation, you can also supply start and stop triggers to begin and end an operation. You can select either a rising edge or a falling edge as a trigger signal. You can also trigger when the 6533 device detects a specified digital pattern on its data lines.
A variant of pattern generation is change detection. In change detection, the 6533 device generates an internal request only when the input data changes. This feature allows you to monitor activity on the input lines efficiently, without capturing multiple copies of the same input pattern. See the Pattern and Change Detection section for more information.

In full, or two-way, handshaking transfer, control information passes both to and from the peripheral device. The 6533 device and the peripheral device each provides the other with strobe signals as data becomes available or is acquired. By withholding strobe signals, either the 6533 device or the peripheral device can slow down the transfer, if necessary. Because of this capability, and because fixed rates are not critical, you can run full-handshaking operations at the highest possible speeds.

Pattern and Change Detection

You can configure the 6533 device to do several types of pattern and change detection. These modes add additional monitoring capabilities to strobed input operation.

Pattern-Detection Triggers

You can configure the 6533 device to search for a particular pattern in the input data. When the pattern occurs, the 6533 device can:

• Generate a start trigger to begin a digital data acquisition operation
• Generate a stop trigger to end a digital data acquisition operation

To use a start or stop trigger, you must configure the 6533 device for pattern-generation mode. See Chapter 5, Signal Timing, for more information on start and stop triggers.

You can specify the following three parameters to the pattern-detection circuit:

• A mask, declaring which data bits you wish to examine
• The pattern value you wish to search for
• Polarity (whether to search for data that matches or that mismatches the specified pattern)
Figure 3-4 shows a pattern-detection example.

<table>
<thead>
<tr>
<th>Value to Detect</th>
<th>X X X X X X 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pattern</td>
<td>0 0 0 0 0 0 1 0</td>
</tr>
<tr>
<td>Mask</td>
<td>0 0 0 0 0 0 1 1</td>
</tr>
<tr>
<td>Polarity</td>
<td>Positive: Search for Match</td>
</tr>
</tbody>
</table>

**Figure 3-4. Pattern Detection Example**

The 6533 device provides the following two types of pattern detection timing:

- Compare all data to the input pattern immediately, without waiting for a request pulse (typically used for start triggers).
- Compare acquired data to the pattern, after a request pulse strobes the data in (typically used for stop triggers).

In immediate, unstrobed pattern-detection, the 6533 device detects any occurrence of the pattern, with or without a request strobe. However, the 6533 device filters out very short pattern matches, to ensure that a transient data value that occurs during line switching does not falsely cause a match. A glitch must be present for no more than 20 ns to guarantee rejection. A valid pattern must be present for at least 60 ns to guarantee detection.

In strobed, request-based pattern detection, data is checked as it is strobed in by request pulses. Strobed pattern detection is typically used to generate triggers. You can use strobed pattern detection to generate start triggers too, but only when using an external request source. See the *Request Timing* section in Chapter 5, *Signal Timing*, for the timing of the request pulses that strobe in data.

**Change Detection**

You can configure the 6533 device to search for transitions on one or more input lines. Whenever a change occurs, the 6533 device generates an internal request, capturing the new input pattern.
The pattern mask, which selects the bits that are significant for pattern detection, also applies to change detection. The 6533 device monitors only the significant bits for changes. After detecting a change, however, the 6533 device captures the values of all bits.

Change detection can increase CPU and bus efficiency for control applications. You can monitor activity on input lines without continuously polling, and without transferring unnecessary data during periods of inactivity.

After a change occurs, the 6533 device takes from 50 to 150 ns to clock in the new data. Therefore, the resolution of change detection is 150 ns. Repeatedly changing data is also subject to the usual pattern generation rate limits; see the Transfer Rates section in this chapter for more information.

You can use change detection in conjunction with pattern detection. Within a single group, the change and pattern detection masks are the same; input lines that are significant for pattern detection are also significant for change detection.

**Message Generation**

Some software environments, such as LabVIEW and LabWindows/CVI, support message generation. Messages allow you to run a user-specified routine when a particular data acquisition event occurs. For example:

- Generate a message upon acquisition of a specified input pattern
- Generate a message every time the 6533 device transfers a data point. You can apply this option to change-detection mode to generate a message every time the input data changes.

These message-generation options can extend your pattern and change-detection capabilities. Some message-generation options require that you select interrupt-driven rather than DMA transfers. See your software documentation for further information about messages.

**Handshaking Protocols**

When you perform full, two-way handshaking operations, you can select among several timing protocols offered by the 6533 devices. The protocol you select determines the timing of the ACK signals that the 6533 device sends to the peripheral device and of the REQ signals.
expected from the peripheral device. One protocol, burst mode, also uses PCLK signals.

The following sections describe the handshaking protocols offered by the 6533 devices. Refer to Table 3-1 for further information on these protocols. For timing details, see Chapter 5, Signal Timing.

8255 Emulation

The 8255 emulation protocol emulates the strobed protocols obeyed by the 8255 and 82C55 PPI chips—chips that are used, for example, on the National Instruments PC-DIO-24 and PC-DIO-96/PnP. Because of faster response times, a wider data path, and FIFO buffering, 8255 emulation mode offers much higher data transfer rates than an actual 8255 chip. The 8255 emulation protocol offers the highest peak transfer rate of any protocol except burst mode.

Level ACK

After each transfer, the 6533 device asserts the ACK signal to the peripheral device. Holding the ACK line at the asserted level, the 6533 device does not begin a new transfer until a false-to-true transition on the REQ line from the peripheral device occurs.

Leading-Edge Pulse

After each transfer, the 6533 device sends a pulse on the ACK line to the peripheral device. The 6533 device then waits for a false-to-true transition on the REQ line, the start of a REQ pulse, before starting a new transfer. You can specify an ACK pulse delay.

Long Pulse

Long-pulse mode is the same as leading-edge pulse mode, except that you can specify a minimum pulse width, instead of an ACK pulse delay.

Trailing-Edge Pulse

After each transfer, the 6533 device sends a pulse on the ACK line to the peripheral device. The 6533 device waits for a true-to-false transition on the REQ line, the end of a REQ pulse, before starting a new transfer.
Burst Mode

The 6533 device sends or receives a clock signal to or from the peripheral device over the PCLK line. Every cycle, the 6533 device asserts an ACK signal if ready for a transfer, and the peripheral device, likewise, asserts a REQ signal if ready for a transfer. Each cycle during which both the 6533 device and the peripheral device indicate that they are ready for a transfer, one data point is latched. Burst mode can transfer data at high rates, particularly over short cables.

Comparing Protocols

Table 3-1 shows similarities and differences among the 6533 device handshaking modes. Asynchronous protocols use only the ACK and REQ signals. Burst mode, a synchronous protocol, uses the ACK, REQ, and PCLK signals. The PCLK line shares a clock signal between the 6533 device and the peripheral device.

Table 3-1 shows peak handshaking rates for typical cable lengths. The peak rates give an upper limit, deriving from the pulse widths and other timing specifications of the handshaking protocol. Your actual maximum rate depends on many factors; see the Transfer Rates section in this chapter.

Table 3-1 also shows whether the ACK and REQ signals are active high, active low, or programmable polarity. The table shows whether the leading or trailing edge of a REQ pulse initiates a data transfer. The table also describes the effect on each protocol of setting a programmable delay. See Chapter 5, Signal Timing, for timing details.

The table also shows complementary protocols with which the protocol can communicate, assuming that you choose complementary settings for any options the two protocols offer. For example, a 6533 device in 8255 emulation mode can communicate with a 6533 device in long pulse mode, if you select ACK and REQ to be active low.
Table 3-1. 6533 Handshaking Protocols

<table>
<thead>
<tr>
<th>Protocol</th>
<th>Peak Rates (MS/s) at Various Cable Lengths</th>
<th>REQ and ACK Polarity</th>
<th>REQ Edge That Requests Transfer</th>
<th>Programmable Delay Location</th>
<th>Complementary Protocols</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1 m</td>
<td>2 or 5 m</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Asynchronous Protocols</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8255 Emulation</td>
<td>5</td>
<td>2.67</td>
<td>Active-low</td>
<td>Trailing</td>
<td>Between transfers</td>
</tr>
<tr>
<td>Level ACK</td>
<td>3.33</td>
<td>2.5</td>
<td>Programmable</td>
<td>Leading</td>
<td>Before ACK and between transfers</td>
</tr>
<tr>
<td>Leading-Edge Pulse</td>
<td>3.33</td>
<td>2.5</td>
<td>Programmable</td>
<td>Leading</td>
<td>Before ACK and between transfers</td>
</tr>
<tr>
<td>Long Pulse</td>
<td>3.33</td>
<td>2.5</td>
<td>Programmable</td>
<td>Leading</td>
<td>For pulse width and between transfers</td>
</tr>
<tr>
<td>Trailing-Edge Pulse</td>
<td>1.8</td>
<td>1.5</td>
<td>Programmable</td>
<td>Trailing</td>
<td>For pulse width and between transfers</td>
</tr>
<tr>
<td>Synchronous Protocol</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Burst</td>
<td>20</td>
<td>10*</td>
<td>Programmable</td>
<td>Neither (level REQ)</td>
<td>For clock speed</td>
</tr>
</tbody>
</table>

* Although asynchronous modes can adjust automatically to cable length, for synchronous modes, you must select an appropriate speed for your cable at configuration time. Select a delay of at least the following: 0 for a typical cable up to 1 m, 1 (100 ns) for a typical cable up to 5 m, and 2 (200 ns) for a typical cable up to 15 m long.
Starting a Handshaking Transfer

Starting a handshaking transfer correctly protects against incorrect or missed data when the ACK and REQ lines are changing polarity to active-high or active-low. This is particularly important in burst mode because of the potential to miss a lot of data. You can use either of the following two startup methods:

- Control the configuration and startup sequence.
- Select compatible line polarities and default line levels.

Controlling the Startup Sequence

One startup method is to follow a prescribed initialization order in which you can make sure the 6533 device is configured and is driving a valid ACK value before you enable the transfer on the peripheral device. Similarly, you can make sure the peripheral device is configured and is driving a valid REQ value before you enable the transfer on the 6533 device.

To use a prescribed initialization order, perform the following steps:

1. Configure the 6533 device for a protocol compatible with your peripheral device.
2. Configure and reset the peripheral device, if appropriate.
3. Enable the input device (6533 device or peripheral device) and begin a transfer.
4. Enable the output device (6533 device or peripheral device) and begin a transfer.

To control the startup order, you must be able to enable and disable the peripheral device, and you must control the order in which the 6533 device and the peripheral device are enabled. The 6533 device extra input and output lines can be helpful for these purposes.

Controlling the startup sequence does not apply to buffered (block) operations. In a buffered operation, the NI-DAQ software configures and enables the 6533 device at the same time, when you start the actual data transfer. For buffered operations, therefore, use the second startup method, controlling the line polarities.
Controlling Line Polarities

If you cannot control the initialization order of the 6533 device and peripheral device, you can still start a transfer reliably if you select the polarities of the ACK and REQ lines so that the power-up, undriven states of the control lines are the inactive states.

By default, the power-up, undriven state of the REQ and ACK lines is low, due to the onboard 2.2 kΩ pull-down resistors. Therefore, you should either select a protocol with active-high REQ and ACK signals or use the CPULL bias-selection line or your own pull-up resistors to change the power-up, undriven control-line state to high. See Chapter 4, Signal Connections, for information on using the CPULL line to control the 6533 device pull-up and pull-down resistors.

Transfer Rates

The maximum average transfer rate that the 6533 device can achieve for two-way handshaking applications is the lower of the following two rates:

- The peak handshaking rate from Table 3-1, which can be lowered by the handshaking speed of your peripheral device
- The average available bus bandwidth, based on your computer system, the number of other devices generating bus cycles, and your application software

The maximum sustainable transfer rate the 6533 device can achieve for pattern generation application is the minimum available bus bandwidth, based on your computer system, the number of other devices generating bus cycles, and your application software (this rate is always lower than the peak pattern generation rate).

To achieve the highest possible rates, consider the following information:

- Full, two-way handshaking is faster than pattern generation, because two-way handshaking uses the average rather than the minimum bus bandwidth.
- Burst mode is the fastest handshaking protocol, especially for short cables.
- Your system bus should be as free as possible from unrelated activity. Minimize the number of other I/O cards active in the system.
• Direct-memory access (DMA) transfers are faster than interrupt-driven transfers, especially for pattern generation. By default, the software uses DMA if available.
  ♦ The PCI-DIO-32HS always supports DMA transfers.
  ♦ The PXI-6533 supports DMA if inserted into a peripheral slot that allows bus arbitration (bus mastering). When using a slot that does not allow bus arbitration, use software to select interrupt-driven transfers.
  ♦ The AT-DIO-32HS supports DMA, if system DMA resources are available. If a second DMA channel is available, you can minimize channel reprogramming time by allocating two DMA channels to a single transfer. By allocating two channels, you allow the AT-DIO-32HS software to reprogram one channel while continuing transfers on the other channel. This is particularly important for pattern generation.
  ♦ The DAQCard-6533 cannot be programmed for DMA.
• The average bus bandwidth is higher for the PCI-DIO-32HS or PXI-6533 than for the AT-DIO-32HS, and higher for the AT-DIO-32HS than for the DAQCard-6533.
This chapter describes how to make input and output signal connections to your DIO 6533 device via the device I/O connector and RTSI connector.

The I/O connector for the 6533 device has 68 pins. You can connect the 6533 device to 68-pin accessories through an SH68-68-D1 shielded cable or an R6868 ribbon cable. Using an optional 68-to-50 pin 6533 device adapter, you can also connect your 6533 device to 50-pin accessories through an NB1 ribbon cable.

I/O Connector

Figure 4-1 shows the pin assignments for the 68-pin 6533 device I/O connector. Refer to Appendix B, Optional Adapter Description, for the pin assignments for the 68-to-50 pin adapter.

Caution: Connections that exceed any of the maximum input or output ratings on the 6533 may damage your device and your computer. See Appendix A, Specifications, for maximum ratings. This warning includes connecting any power signals to ground and vice versa. National Instruments is NOT liable for any damages resulting from any such signal connections.
Figure 4-1. 6533 Device I/O Connector Pin Assignments

Note: In Figure 4-1, the * indicates that you can reverse the pin assignments of the ACK1 (STARTTIG1) and REQ1 pins, or the ACK2 (STARTTIG2) and REQ2 pins, with software. This can be useful when performing two-way ACK/REQ handshaking between two 6533 devices over an SH68-68-D1 or similar cable, because it allows you to connect one device’s ACK pin to the
other device’s REQ pin. When you exchange two signals on the I/O connector, you also exchange them for RTSI purposes.

Signal Descriptions

Table 4-1 provides signal descriptions. Each signal on the 6533 device is referenced to the GND lines.

<table>
<thead>
<tr>
<th>Pins</th>
<th>Signal Name</th>
<th>Signal Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2, 9</td>
<td>REQ&lt;1..2&gt;</td>
<td>Control</td>
<td>Group 1 and group 2 request lines—In handshaking mode, a group’s REQ line carries handshaking status information from the peripheral. In pattern generation mode, REQ carries timing pulses either to or from the peripheral to strobe data into or out of the 6533 device. These strobe signals are comparable to the CONVERT* or UPDATE* signals of an analog DAQ device. When not configuring the 6533 device for group operations, you can use the REQ&lt;1..2&gt; lines as extra, general-purpose input lines (IN&lt;3..4&gt;).</td>
</tr>
<tr>
<td>3, 8</td>
<td>ACK&lt;1..2&gt;</td>
<td>Control</td>
<td>Group 1 and group 2 acknowledge lines—In handshaking mode, a group’s ACK line carries handshaking control information to the peripheral. In pattern generation mode, the ACK lines can function as STARTTRIG&lt;1..2&gt; lines. You can use rising or falling edges on these lines to start pattern generation operations. When not configuring the 6533 device for group operations, you can use the ACK&lt;1..2&gt; lines as extra, general-purpose output lines (OUT&lt;3..4&gt;).</td>
</tr>
</tbody>
</table>
### Table 4-1. Signal Descriptions (Continued)

<table>
<thead>
<tr>
<th>Pins</th>
<th>Signal Name</th>
<th>Signal Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>4, 7</td>
<td>STOPTRIG&lt;1..2&gt;</td>
<td>Control</td>
<td>Group 1 and group 2 stop triggers—You can use rising or falling edges on these lines to end pattern generation operations. When not configuring the 6533 device for group operations, you can use the STOPTRIG&lt;1..2&gt; lines as extra, general-purpose input lines (IN&lt;1..2&gt;).</td>
</tr>
<tr>
<td>5–6</td>
<td>PCLK&lt;1..2&gt;</td>
<td>Control</td>
<td>Group 1 and group 2 peripheral clock lines—In handshaking mode, if you select the burst protocol, these lines carry clock signals to the peripheral (during output operations) or from the peripheral device (during input operations). When not configuring the 6533 device for group operations, you can use the PCLK&lt;1..2&gt; lines as extra, general-purpose output lines (OUT&lt;1..2&gt;).</td>
</tr>
<tr>
<td>10, 12–13, 15, 44–45, 47–48</td>
<td>DIOA&lt;0..7&gt;</td>
<td>Data</td>
<td>Port A bidirectional data lines—Port A is port number 0. DIOA7 is the MSB; DIOA0 is the LSB. When combined in a group with other ports, port A is the least significant port.</td>
</tr>
<tr>
<td>16–17, 21–22, 51–54</td>
<td>DIOB&lt;0..7&gt;</td>
<td>Data</td>
<td>Port B bidirectional data lines—Port B is port number 1. DIOB7 is the MSB; DIOB0 is the LSB.</td>
</tr>
<tr>
<td>23, 25–26, 28, 57–58, 60–61</td>
<td>DIOC&lt;0..7&gt;</td>
<td>Data</td>
<td>Port C bidirectional data lines—Port C is port number 2. DIOC7 is the MSB; DIOC0 is the LSB.</td>
</tr>
<tr>
<td>29, 31–32, 34, 63–64, 66–67</td>
<td>DIOD&lt;0..7&gt;</td>
<td>Data</td>
<td>Port D bidirectional data lines—Port D is port number 3. DIOD7 is the MSB; DIOD0 is the LSB. When combined in a group with other ports, port D is the most significant port.</td>
</tr>
</tbody>
</table>
### Table 4-1. Signal Descriptions (Continued)

<table>
<thead>
<tr>
<th>Pins</th>
<th>Signal Name</th>
<th>Signal Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>40</td>
<td>CPULL</td>
<td>Bias Selection</td>
<td>Control pull-up/pull-down selection—This input signal selects whether the 6533 device pulls the timing and handshaking control lines (REQ, ACK, PCLK, and STOPTRIG) up or down when undriven. If you connect CPULL to +5 V, the 6533 device pulls the control lines up. If you connect CPULL to GND or leave CPULL unconnected, the 6533 device pulls the control lines down.</td>
</tr>
<tr>
<td>38</td>
<td>DPULL</td>
<td>Bias Selection</td>
<td>Data pull-up/pull-down selection—This input signal selects whether the 6533 device pulls the data lines (DIOA, DIOB, DIOC, and DIOD) up or down when undriven. If you connect DPULL to +5 V, the 6533 device pulls the data lines up. If you connect DPULL to GND or leave DPULL unconnected, the 6533 device pulls the data lines down.</td>
</tr>
<tr>
<td>1</td>
<td>+5 V</td>
<td>Power</td>
<td>5 Volts, output—This line provides a maximum of 1 A of power, regulated by an onboard fuse that can automatically reset itself after current returns to normal.</td>
</tr>
<tr>
<td>19, 35, 43, 56</td>
<td>RGND</td>
<td>Power</td>
<td>Reserved ground—These lines offer additional ground pins that vary in connection from cable to cable. With an R6868 ribbon cable, you can use these lines as additional ground references. With an SH68-68-D1, however, these signals are not connected.</td>
</tr>
<tr>
<td>11, 14, 18, 20, 24, 27, 30, 33, 36–37, 41–42, 46, 49–50, 55, 59, 62, 65, 68</td>
<td>GND</td>
<td>Power</td>
<td>Ground—These lines are the ground reference for all other signals.</td>
</tr>
</tbody>
</table>

© National Instruments Corporation 4-5 DIO 6533 User Manual
Signal Characteristics

Following is a list of signal characteristics. Characteristics are for all signals, unless otherwise noted. For signal characteristics not given in this section, see Appendix A, Specifications.

- Drive current—After being enabled, all lines that can be configured for output sink at least 24 mA at 0.4 V, and source at least 24 mA at 2.4 V.
  - DAQCard-6533—Your PCMCIA socket may not provide sufficient power to drive all outputs at 24 mA.
- Ground reference—All signals are referenced to the GND lines.
- Initial state—At power up, all control and data lines begin at high impedance. With no load attached, the voltage levels of the lines are controlled by the pull-up or pull-down resistors.
- Pull-up/pull-down
  - Control lines—All timing control lines have 2.2 kΩ pull-up or pull-down resistors, controlled by the CPULL line.
  - Data lines—All timing data lines have 100 kΩ pull-up or pull-down resistors, controlled by the DPULL line.
  - Bias-selection lines—The CPULL and DPULL lines, which select the bias of the control and data lines, are themselves biased low with 20 kΩ pull-down resistors. The default bias of all lines, therefore, is pulled down.
- Polarity
  - Data signals—Active high. A 1 corresponds to a high voltage, and a 0 corresponds to a low voltage.
  - Control signals—Depending on the operating mode and handshaking protocol you select, control signals can be active high or active low.
Control Signal Summary

The direction and function of each group’s signal timing and handshaking lines vary, depending on the mode of operation you select for the group. Table 4-2 shows the direction and function of each control signal in each mode.

Table 4-2. Control Signal Summary

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Direction in Handshaking Mode</th>
<th>Function in Handshaking Mode</th>
<th>Direction in Pattern Generation</th>
<th>Function in Pattern Generation</th>
<th>Function in Unstrobed Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>REQ&lt;1..2&gt;</td>
<td>input</td>
<td>request</td>
<td>input or output</td>
<td>request</td>
<td>extra inputs (IN&lt;3..4&gt;)</td>
</tr>
<tr>
<td>ACK&lt;1..2&gt;</td>
<td>output</td>
<td>acknowledge</td>
<td>input</td>
<td>start trigger (START–TRIG&lt;1..2&gt;)</td>
<td>extra outputs (OUT&lt;3..4&gt;)</td>
</tr>
<tr>
<td>STOPTRIG&lt;1..2&gt;</td>
<td>—</td>
<td>—</td>
<td>input</td>
<td>stop trigger</td>
<td>extra inputs (IN&lt;1..2&gt;)</td>
</tr>
<tr>
<td>PCLK&lt;1..2&gt;</td>
<td>input or output</td>
<td>peripheral clock</td>
<td>—</td>
<td>—</td>
<td>extra outputs (OUT&lt;1..2&gt;)</td>
</tr>
</tbody>
</table>

RTSI Bus Interface

The PCI-DIO-32HS, PXI-6533, and AT-DIO-32HS each contains a RTSI bus interface.

The PCI-DIO-32HS and AT-DIO-32HS each contains a RTSI connector and an interface to the National Instruments RTSI bus. The RTSI bus provides seven trigger lines and a system clock line. All National Instruments AT and PCI boards that have RTSI bus connectors can be cabled together inside a computer to share these signals.

The PXI-6533 uses pins on the PXI J2 connector to connect the RTSI bus to the PXI trigger bus as defined in the PXI Specification, rev. 1.0. All National Instruments PXI boards that provide a connection to these pins can be connected together by software. This feature is available only when the PXI-6533 is used in a PXI-compatible chassis. It is not supported in CompactPCI chassis.
Board and RTSI Clocks

The 6533 device requires a frequency timebase to run the handshaking logic and to generate intervals for pattern generation. The frequency timebase must be 20 MHz.

Either the 6533 device can use its internal 20 MHz clock source as the timebase, or you can provide a timebase from another 20 MHz device over the RTSI bus. When using its internal 20 MHz timebase, the 6533 device can also drive its internal timebase onto the bus and to another device that uses a 20 MHz clock.

The 20 MHz timebase, whether local or imported from the RTSI bus, serves as the primary frequency source for the 6533 device. You can select a clocking configuration through software. By default, the 6533 device uses its own internal timebase, without driving the RTSI bus clock line.

♦ PXI-6533—The PXI-6533 uses PXI trigger line 7 as its RTSI clock line.

RTSI Triggers

The seven trigger lines on the RTSI bus provide a very flexible interconnection scheme for any device sharing the RTSI or trigger bus. Any 6533 device control signal can connect to a RTSI or trigger bus line. You can drive output control signals onto the bus and receive input control signals from the bus. Figure 4-2 shows the signal connection scheme.
Figure 4-2. RTSI Bus Signal Connection

- PXI-6533—RTSI trigger lines 0 through 6 correspond to PXI trigger bus lines 0 through 6.

Data Signal Connections

The digital data signals are DIOA<0..7>, DIOB<0..7>, DIOC<0..7>, and DIOD<0..7>. These data signals are referenced to the GND pins. Ports DIOA, DIOB, DIOC, and DIOD are port numbers 0, 1, 2, and 3, respectively.
Unstrobed I/O

For low-speed, unstrobed operation, you can configure each individual pin for input, standard output, or wired-OR output. Figure 4-3 shows DIOA<0..3> configured for input, DIOA<4..7> configured for standard output, and DIOB<0..3> configured for wired-OR output. Unstrobed input applications include sensing external device states, such as the state of the switch shown in the figure, and receiving low-speed TTL signals. Unstrobed output applications include driving external controls and indicators such as the LED shown in Figure 4-3, and sending low-speed TTL signals.
Figure 4-3. Example of Data Signal Connections
For unstrobed operations, you have a choice of two types of output drivers: standard and wired-OR. A standard driver drives its output pin to approximately 0 V for logic low, or +5 V for logic high. A standard driver has several advantages:

- It does not rely on pull-up resistors.
- It is independent of the state of the DPULL line.
- It has high current drive for both its logic high and logic low states.
- It can drive high-speed transitions in both the high-to-low and low-to-high directions.

A wired-OR output driver drives its output pin to 0 V for logic low, but floats (tri-states) the pin for logic high. Therefore, a wired-OR output driver requires a pull-up resistor to pull the pin to +5 V for logic high. To provide a pull-up resistor, you can connect the DPULL pin on the I/O connector to the +5 V pin, making the 6533 device 100 kΩ pull-down resistors into 100 kΩ pull-up resistors. A wired-OR driver has the following advantages over a standard driver:

- You can connect two or more wired-OR outputs together without damaging the drivers.
- You can connect wired-OR outputs to open-collector drivers, to GND signals, or to switches connecting to GND signals, without damaging the drivers.
- You can use wired-OR outputs bidirectionally. For example, after connecting wired-OR outputs together, you can read back the value of one of the pins to determine whether any of the connected outputs is logic low.

Note: As of NI-DAQ 5.1, LabVIEW does not support wired-OR outputs.

**Strobed I/O**

Strobed operations, such as pattern generation and handshaking, use the same data signal connections as unstrobed operations, with the following exceptions:

- You can configure data signals only on a port-by-port basis, rather than on a pin-by-pin basis. To configure data ports, you must assign them to handshaking groups.
- Strobed output operations use only standard, rather than wired-OR, output drivers.
Strobed applications include digital data acquisition, digital waveform generation, and data transmission to or from an external device.

**Timing Connections**

Timing connections include the REQ, ACK (STARTTRIG), and STOPTRIG pins for pattern generation, and the REQ, ACK, and PCLK pins for two-way handshaking operation.

The 6533 device provides two handshaking groups, each with its own timing connections. To perform pattern generation or handshaking, you must first associate a set of data pins with a group. Do this by assigning data ports to handshaking groups.

Chapter 5, *Signal Timing*, details the connection and timing of each pattern generation and handshaking control signal.

**Pull-Up and Pull-Down Connections**

The CPULL and DPULL lines enable you to select the biasing of the control and data signals.

If you drive the CPULL pin low, connect the CPULL pin to a GND pin, or leave the CPULL line disconnected, the 6533 device pulls all its control lines down to 0 V with 2.2 kΩ resistors. If you drive the CPULL pin high or connect the CPULL pin to the +5 V pin, the 6533 device pulls all its control lines to +5 V with the same 2.2 kΩ resistors.

Similarly, if you drive the DPULL pin low, connect the DPULL pin to a GND pin, or leave the DPULL line disconnected, the 6533 device pulls all its data lines down to 0 V with 100 kΩ resistors. If you drive the DPULL pin high or connect the DPULL pin to the +5 V pin, the 6533 device pulls all its control lines to +5 V with the same 100 kΩ resistors.

Do not connect CPULL, DPULL, or any other line directly to an external power supply while the 6533 device is powered off.

The 6533 device drivers power up and reset to high-impedance states. Therefore, the CPULL and DPULL lines control whether you get high or low control and data lines, respectively, when you power up the 6533 device or reset its drivers.
You should connect DPULL to +5 V when using any wired-OR output drivers. In other cases, you can use the CPULL and DPULL lines to select a power-up state that is inactive in your application. For example, if you are using active-low handshaking signals, you can connect the CPULL line to +5 V to place the handshaking lines in the high, inactive state at power up.

**Power Connections**

The +5 V pin on the I/O connector supplies power from the computer power supply through a self-resetting fuse. The fuse resets automatically within a few seconds after removal of an overcurrent condition. The power pin is referenced to the GND pins and can supply power to external, digital circuitry.

- PCI-DIO-32HS, PXI-6533, and AT-DIO-32HS:
  - Power rating: +4.65 to +5.25 VDC at 1 A

- DAQCard-6533:
  - Power rating: +4.65 to 5.25 VDC at 250 mA

You can connect the +5 V pin to the CPULL and DPULL pins to control the bias of the 6533 device control and data pins, as described in the *Pull-Up and Pull-Down Connections* section in this chapter.

**Caution:** Do not connect the +5 V power pin directly to the GND, RGND, or any output pin of the 6533 device or any voltage source or output pin on another device. Doing so can damage the device and the computer. National Instruments is **not** liable for damages resulting from such a connection.

**Field Wiring and Termination**

Transmission line effects and environmental noise, particularly on clock and control lines, can lead to incorrect data transfers if you do not take proper care when running signal wires to and from the device.

**Note:** Make sure your 6533 device and your peripheral device share a common ground reference. Connect one or more 6533 device GND lines to the ground reference of your peripheral device.
Take the following precautions to ensure a uniform transmission line and minimize noise pickup:

- Use twisted-pair wires to connect digital I/O signals to the device. Twist each digital I/O signal with a GND line.
- Place a shield around the wires connecting digital I/O signals to the device.
- Route signals to the device carefully. Keep cabling away from noise sources. The most common noise source in a PC-based system is the video monitor. As much as possible, separate the monitor from any unshielded signal wiring.

For 6533 device output signals, it is important to terminate your cable properly to reduce or eliminate signal reflections in the cable. You can use many different methods for terminating transmission lines.

A good method for the 6533 device is to connect one fast Schottky diode from +5 V to each signal line, and another from the signal line to ground. The +5 V and ground connections should be low-impedance connections. For example, if you make your +5 V connection through a long wire, back to the +5 V pin of the 6533 device, add a capacitor to your termination circuit to stabilize the +5 V connection near the Schottky diodes.

One suitable Schottky diode is the 1N5711, available from several manufacturers. For more specialized use, you may be able to find diodes packaged in higher densities appropriate to your application. For example, the Central Semiconductor CMPSH-35 contains two diodes, suitable for terminating one line. The California Micro Devices PDN001 contains 32 diodes, suitable for terminating 16 lines.

You do not need to terminate the 6533 device input signals. The 6533 device contains onboard Schottky diode termination. Figure 4-4 shows the recommended transmission line terminations.
The following additional recommendations apply for all signal connections to your 6533 device:

- Separate 6533 device signal lines from high-current or high-voltage lines. These lines are capable of inducing currents in or voltages on the 6533 device signal lines if they run in parallel paths at a close distance. To reduce the magnetic coupling between lines, separate them by a reasonable distance if they run in parallel, or run the lines at right angles to each other.

- Do not run signal lines through conduits that also contain power lines.

- Protect signal lines from magnetic fields caused by electric motors, welding equipment, breakers, or transformers by running them through special metal conduits.
This chapter provides detailed timing specifications for DIO 6533 pattern generation and for the various full, two-way handshaking modes.

**Pattern-Generation Timing**

Pattern-generation timing is similar for digital data acquisition (input) and digital waveform generation (output). Data transfers are timed by request pulses, carried on the REQ pin. The 6533 devices can generate request pulses internally, or you can provide external pulses. Each request pulse strobes a data point into or out of the 6533 device.

You can use up to two additional timing signals, if you select triggered pattern generation: a start trigger and a stop trigger. A start trigger, if used, begins the pattern-generation operation. A stop trigger ends the operation. However, you can specify a number of data points to transfer after the stop trigger.

You can substitute a digital pattern for either the start or stop trigger. In this case, the operation begins or ends when the 6533 device detects a particular digital pattern on the data lines belonging to the group.

Figure 5-1 shows a pattern-generation operation using request pulses, a start trigger, and a stop trigger.

![Pattern-Generation Timing](image)
Request Timing

Internal Requests

Figure 5-2 shows internal request timing. You can select a timebase and an interval. The request pulses low once per data transfer. The duration of the low pulse is equal to one timebase. The period of the request pulse is equal to the interval multiplied by the timebase (in LabVIEW, you specify an overall period, and the software selects the interval and timebase).

External Requests

Figure 5-3 shows external request timing. The request signal must pulse low and return high. The request pulse low and high durations must be at least 20 ns each. The minimum period is 50 ns.
Chapter 5 Signal Timing

Using pattern-generation mode, you can configure the 6533 device to accept both start and stop triggers.

The stop trigger is the primary trigger. The 6533 device can transfer specified numbers of data both before and after a stop trigger. If you do not enable a stop trigger, the 6533 device stops automatically after transferring a number of data points equal to the size of your buffer.

The start trigger is a second trigger that begins a pattern-generation operation. If you do not enable a start trigger, the operation starts immediately when you issue a software command to perform a transfer.

Triggers are available for both waveform generation (output mode) and data acquisition (input mode). Acquiring data that occurs before or after a trigger is known as pretrigger or posttrigger data acquisition.

### Trigger Timing

Using pattern-generation mode, you can configure the 6533 device to accept both start and stop triggers.

The stop trigger is the primary trigger. The 6533 device can transfer specified numbers of data both before and after a stop trigger. If you do not enable a stop trigger, the 6533 device stops automatically after transferring a number of data points equal to the size of your buffer.

The start trigger is a second trigger that begins a pattern-generation operation. If you do not enable a start trigger, the operation starts immediately when you issue a software command to perform a transfer.

Triggers are available for both waveform generation (output mode) and data acquisition (input mode). Acquiring data that occurs before or after a trigger is known as pretrigger or posttrigger data acquisition.
respectively. Using only a start trigger, you can do posttrigger data acquisition. A stop trigger enables you to do pretrigger data acquisition, or combined pretrigger and posttrigger data acquisition. After detecting the stop trigger, the 6533 device begins counting the post-stop-trigger portion of the data acquisition. Figure 5-4 shows trigger pulse timing, where \( t_w \) is pulse width.

![Figure 5-4. Trigger Input Signal Timing](image)

Instead of a pulse on the I/O connector, you can also use digital pattern detection as a trigger to start or stop an input operation. See Chapter 3, Hardware Overview, for more information about pattern detection.

**Handshake Timing**

This section describes the 6533 device two-way handshaking modes and the timing specifications of each mode.

In handshaking, the ACK signal always conveys information about when the 6533 device is ready for a transfer. The REQ signal conveys information about when the peripheral device is ready for a transfer.

**Note:** Depending on the protocol and the direction of the transfer, either an ACK or a REQ signal can occur first in the handshaking sequence.

**8255 Emulation**

The 8255 emulation mode handshakes in a manner compatible with an 8255 or 82C55 Programmable Peripheral Interface (PPI). The 8255 and 82C55 PPIs are digital I/O chips used on many digital DAQ devices, such as the National Instruments PC-DIO-24 and PC-DIO-96/PnP.
6533 device emulation mode is a superset of the 8255 and 82C55 protocols. The PCI-DIO-32HS can handshake with peripheral devices that use 8255 or 82C55 handshaking specifications.

The 6533 device can perform back-to-back transfers much faster than a true 8255-based device. If your peripheral device requires more time between transfers, you can configure the 6533 device to add a data-settling delay between transfers.

You can use a 6533 device in emulation mode with 8, 16, or 32-bit data paths.

**Input**

>Note: 6533 device terminology differs from 8255 terminology. In input mode, the 6533 device REQ line carries the 8255 STB input signal, and the 6533 device ACK line carries the 8255 IBF output signal. Both lines are active low.
In input mode, the 6533 device asserts the ACK signal low when ready to accept data. The peripheral device can then strobe data into the 6533 device by pulsing the REQ line low. The falling REQ signal edge causes the ACK signal to deassert, and the rising REQ signal edge causes the 6533 device to latch input data. Afterward, the 6533 device reasserts the ACK signal low when ready for another input. Figure 5-5 shows an input transfer in 8255 emulation mode.

**Output**

Note: 6533 device terminology differs from 8255 terminology. In output mode, the 6533 device REQ line carries the 8255 ACK input signal, and the 6533 device ACK line carries the 8255 OBF output signal. Both lines are active low.
In output mode, the 6533 device asserts the ACK signal low when output data is available. The peripheral device can receive the data on the falling or rising edge of the ACK signal, or any time in between. The peripheral device must respond with an active-low REQ pulse to request additional data. The falling REQ signal edge causes the ACK signal to return to the inactive state, and the rising REQ signal edge enables a new transfer to occur. Therefore, the peripheral device should wait until it has received data before raising the REQ signal. The peripheral device can also wait for the ACK signal to deassert before raising the REQ signal. Figure 5-6 shows an output transfer in 8255 emulation mode.

Figure 5-6. 8255 Emulation Mode Output
8255 Emulation Mode Timing Specifications

Figure 5-7 shows the timing diagram for 8255 emulation mode.

![Timing Diagram](image)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{r*r}$</td>
<td>REQ low duration</td>
<td>75</td>
<td>—</td>
</tr>
<tr>
<td>$t_{rr*}$</td>
<td>REQ high duration</td>
<td>75</td>
<td>—</td>
</tr>
<tr>
<td>$t_{a*r}$</td>
<td>ACK falling edge to REQ rising edge</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>$t_{dir}$</td>
<td>Input data valid to REQ rising edge</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>$t_{rdi}$</td>
<td>REQ rising edge to input data invalid</td>
<td>10</td>
<td>—</td>
</tr>
<tr>
<td>$t_{aa*}$</td>
<td>ACK high duration</td>
<td>100</td>
<td>—</td>
</tr>
<tr>
<td>$t_{ra*}$</td>
<td>REQ falling edge to ACK rising edge</td>
<td>—</td>
<td>150</td>
</tr>
<tr>
<td>$t_{doa*}$</td>
<td>Output data valid to ACK falling edge</td>
<td>25</td>
<td>—</td>
</tr>
<tr>
<td>$t_{rdo}$</td>
<td>REQ rising edge to output data invalid</td>
<td>100</td>
<td>—</td>
</tr>
</tbody>
</table>

All timing values are in nanoseconds.

**Figure 5-7.** 8255 Emulation Timing
Other Asynchronous Modes

Besides 8255-compatible mode, the 6533 device supports several other asynchronous handshaking protocols: level-ACK mode, leading-edge mode, long-pulse mode, and trailing-edge mode. These handshaking modes are compatible with the handshaking modes of the National Instruments AT-DIO-32F device.

Each of these modes offers the following options:

- Polarity of the ACK and REQ signals. The diagrams show active-high signals.
- A programmable delay, from 0 to 700 ns, programmable in increments of 100 ns. You can use the programmable delay to reduce handshaking speed for slow peripheral devices. A delay increases the duration of each transfer. The location of the delay in the handshaking sequence differs from protocol to protocol. In addition, a delay increases the minimum spacing between consecutive transfers.
- Request-edge latching. With request-edge latching enabled, in input mode, the 6533 device latches data in from the I/O connector on the REQ edge before reading the data. In output mode, after writing the data, the 6533 device latches data out of the I/O connector on the REQ edge. Which edge of REQ is used (rising or falling) depends on the handshaking mode and the REQ polarity.

Level-ACK Mode

In level-ACK mode, the 6533 device asserts the ACK signal when ready for a transfer and holds the ACK signal level until an active-going edge occurs on the REQ line. After the REQ edge occurs, the 6533 device deasserts the ACK signal until ready for another transfer.

Input

In input mode, the 6533 device asserts the ACK signal when ready to accept data. The peripheral device can then strobe data into the 6533 device by asserting the REQ signal. The active-going REQ signal edge deasserts the ACK signal and causes the 6533 device to latch input data. Afterward, the 6533 device reasserts the ACK signal when ready for another input.

To slow down the handshake, you can specify a data-settling delay to occur before the ACK signal.
Output

In output mode, the 6533 device raises the ACK signal after driving output data to indicate new, valid output data. The peripheral device can latch the data on the falling or rising edge of the ACK signal, or at any time before returning a REQ pulse. The peripheral device must respond with an active-going REQ signal edge to deassert the ACK signal and request additional data.

To slow down the handshake, you can specify a data-settling delay to occur before the ACK signal. This delay increases the setup time from valid output data to the ACK signal.

Figure 5-8 shows an input transfer in level-ACK mode.

* With REQ-edge latching enabled, the data read is from the last active-going REQ edge.

Figure 5-8. Level-ACK Mode Input
Figure 5-9 shows an output transfer in level-ACK mode.

Level-ACK Mode Timing Specifications

Figures 5-10 and 5-11 show the timing diagrams for level-ACK mode.
## Figure 5-10. Level-ACK Mode Input Timing

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Input Parameters</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{rr^*}$</td>
<td>REQ pulse width</td>
<td>75</td>
<td>—</td>
</tr>
<tr>
<td>$t_{r^+r}$</td>
<td>REQ inactive duration</td>
<td>75</td>
<td>—</td>
</tr>
<tr>
<td>$t_{ar}$</td>
<td>ACK to next REQ</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>$t_{dir(1)}$</td>
<td>Input data setup to REQ active (with REQ-edge latching)</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>$t_{di}$</td>
<td>Input data hold from REQ active (with REQ-edge latching)</td>
<td>10</td>
<td>—</td>
</tr>
<tr>
<td>$t_{dir(2)}$</td>
<td>Input data setup to REQ (with REQ-edge latching disabled)</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>$t_{adi}$</td>
<td>Input data hold from ACK (with REQ-edge latching disabled)</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td><strong>Output Parameters</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{aa^*}$</td>
<td>ACK pulse width</td>
<td>225</td>
<td>—</td>
</tr>
<tr>
<td>$t_{ra^*}$</td>
<td>REQ to ACK inactive</td>
<td>100</td>
<td>200</td>
</tr>
</tbody>
</table>

All timing values are in nanoseconds.
### Chapter 5 Signal Timing

#### Figure 5-11. Level-ACK Mode Output Timing

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{rr}^* )</td>
<td>REQ pulse width</td>
<td>75</td>
<td>—</td>
</tr>
<tr>
<td>( t_{rr} )</td>
<td>REQ inactive duration</td>
<td>75</td>
<td>—</td>
</tr>
<tr>
<td>( t_{ar} )</td>
<td>ACK to next REQ</td>
<td>0</td>
<td>—</td>
</tr>
</tbody>
</table>

**Input Parameters**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{aa}^* )</td>
<td>ACK pulse width</td>
<td>225</td>
<td>—</td>
</tr>
<tr>
<td>( t_{ra}^* )</td>
<td>REQ to ACK inactive</td>
<td>100</td>
<td>200</td>
</tr>
<tr>
<td>( t_{rdo} )</td>
<td>REQ inactive to new output data (with REQ-edge latching)</td>
<td>0</td>
<td>50</td>
</tr>
<tr>
<td>( t_{rdo} )</td>
<td>REQ to new output data (with REQ-edge latching disabled)</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>( t_{doo} )</td>
<td>Output data valid to ACK (with REQ-edge latching disabled)</td>
<td>25(^1)</td>
<td>—</td>
</tr>
</tbody>
</table>

\(^1\) \( t_{doo} \) (min) = 25 + programmable delay

All timing values are in nanoseconds.
Leading-Edge Mode

In leading-edge mode, the 6533 device and the peripheral device send each other pulses on the ACK and REQ lines. The leading edge of the ACK or REQ pulse indicates that the 6533 device or peripheral device is ready for a transfer.

Input

In input mode, the 6533 device sends an ACK pulse when ready to receive data. The ACK pulse width is fixed, assuming the peripheral device has deasserted the REQ signal. Otherwise, the ACK signal remains asserted until the REQ signal deasserts. After receiving at least the leading edge of the ACK pulse, the peripheral device can strobe data into the 6533 device by asserting the REQ signal. The 6533 device sends another ACK pulse when ready for another input.

To slow down the handshake, you can specify a data-settling delay to occur before the ACK signal.

Output

In output mode, the 6533 device sends an ACK pulse after driving output data to indicate new, valid output data. The ACK pulse width is fixed, assuming the peripheral device has deasserted the REQ signal. Otherwise, the ACK signal remains until the peripheral device deasserts the REQ signal. The peripheral device can latch the data on the falling or rising edge of the ACK signal, or at any time before returning a REQ pulse. The peripheral device must respond with an active-going REQ signal edge to deassert the ACK signal and request additional data.

To slow down the handshake, you can specify a data-settling delay to occur before the ACK signal. This delay increases the setup time from valid output data to the ACK signal.
Figure 5-12 shows an input transfer in leading-edge mode.

*With REQ-edge latching enabled, the data read is from the last active-going REQ edge.

Figure 5-12. Leading-Edge Mode Input
Figure 5-13 shows an output transfer in leading-edge mode.

**Leading-Edge Mode Timing Specifications**

Figures 5-14 and 5-15 show the timing diagrams for leading-edge mode.
Table 5-14. Leading-Edge Mode Input Timing

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{rr^*}$</td>
<td>REQ pulse width</td>
<td>75</td>
<td>—</td>
</tr>
<tr>
<td>$t_{r^*r}$</td>
<td>REQ inactive duration</td>
<td>75</td>
<td>—</td>
</tr>
<tr>
<td>$t_{ar}$</td>
<td>ACK to next REQ</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>$t_{dir(1)}$</td>
<td>Input data setup to REQ active (with REQ-edge latching)</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>$t_{di}$</td>
<td>Input data hold from REQ active (with REQ-edge latching)</td>
<td>10</td>
<td>—</td>
</tr>
<tr>
<td>$t_{dir(2)}$</td>
<td>Input data setup to REQ (with REQ-edge latching disabled)</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>$t_{adi}$</td>
<td>Input data hold from ACK (with REQ-edge latching disabled)</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>$t_{aa^*}$</td>
<td>ACK pulse width</td>
<td>125</td>
<td>—</td>
</tr>
<tr>
<td>$t_{r^<em>a^</em>}$</td>
<td>REQ inactive to ACK inactive</td>
<td>150</td>
<td>—</td>
</tr>
</tbody>
</table>

All timing values are in nanoseconds.

Figure 5-14. Leading-Edge Mode Input Timing
Figure 5-15. Leading-Edge Mode Output Timing

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{rr}$</td>
<td>REQ pulse width</td>
<td>75</td>
<td>—</td>
</tr>
<tr>
<td>$t_{rr}$</td>
<td>REQ inactive duration</td>
<td>75</td>
<td>—</td>
</tr>
<tr>
<td>$t_{af}$</td>
<td>ACK to next REQ</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>$t_{aa}$</td>
<td>ACK pulse width</td>
<td>125</td>
<td>—</td>
</tr>
<tr>
<td>$t_{ra}$</td>
<td>REQ inactive to ACK inactive</td>
<td>150</td>
<td>—</td>
</tr>
<tr>
<td>$t_{rd}$</td>
<td>REQ inactive to new output data</td>
<td>0</td>
<td>50</td>
</tr>
<tr>
<td>$t_{do}$</td>
<td>REQ to new output data</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>$t_{doa}$</td>
<td>Output data valid to ACK</td>
<td>25¹</td>
<td>—</td>
</tr>
</tbody>
</table>

¹ $t_{doa}$ (min) = 25 + programmable delay

All timing values are in nanoseconds.
Long-Pulse Mode

Long-pulse mode is a variant of leading-edge mode. The only difference is the effect of a data-settling delay, if used. In long-pulse mode, a programmable delay, rather than delaying the ACK pulse, increases the minimum width of the pulse.

Long-pulse mode enables you to handshake with a peripheral device that requires a large minimum pulse width.

Long-pulse mode also enables you to handshake with 8255 emulation mode, if you set the ACK and REQ signals to active low. If you want to use long-pulse mode to handshake with an actual 8255 or 82C55 PPI, make sure you select an adequate minimum pulse width for your 8255 or 82C55. A data-settling delay of 500 ns is sufficient for any current 8255 or 82C55 PPI. Figures 5-16 and 5-17 show long-pulse mode input and output diagrams, respectively.

Figure 5-16. Long-Pulse Mode Input
**Figure 5-17.** Long-Pulse Mode Output

**Long-Pulse Mode Timing Specifications**

Figures 5-18 and 5-19 show the timing diagrams for long-pulse mode.
## Chapter 5  Signal Timing

### Figure 5-18.  Long-Pulse Mode Input Timing

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{rr^*}$</td>
<td>REQ pulse width</td>
<td>75</td>
<td>—</td>
</tr>
<tr>
<td>$t_{rr^*}$</td>
<td>REQ inactive duration</td>
<td>75</td>
<td>—</td>
</tr>
<tr>
<td>$t_{ar}$</td>
<td>ACK to next REQ</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>$t_{dir(1)}$</td>
<td>Input data setup to REQ active (with REQ-edge latching)</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>$t_{rdi}$</td>
<td>Input data hold from REQ active (with REQ-edge latching)</td>
<td>10</td>
<td>—</td>
</tr>
<tr>
<td>$t_{dir(2)}$</td>
<td>Input data setup to REQ (with REQ-edge latching disabled)</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>$t_{adi}$</td>
<td>Input data hold from ACK (with REQ-edge latching disabled)</td>
<td>0</td>
<td>—</td>
</tr>
</tbody>
</table>

### Output Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{aa^*}$</td>
<td>ACK pulse width</td>
<td>$125^1$</td>
<td>—</td>
</tr>
<tr>
<td>$t_{r<em>a^</em>}$</td>
<td>REQ inactive to ACK inactive</td>
<td>150</td>
<td>—</td>
</tr>
</tbody>
</table>

$^1 t_{aa^*}$(min) = 125 + programmable delay

All timing values are in nanoseconds.
### Figure 5-19. Long-Pulse Mode Output Timing

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Input Parameters</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{rr}$</td>
<td>REQ pulse width</td>
<td>75</td>
<td>—</td>
</tr>
<tr>
<td>$t_{tr}$</td>
<td>REQ inactive duration</td>
<td>75</td>
<td>—</td>
</tr>
<tr>
<td>$t_{ar}$</td>
<td>ACK to next REQ</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td><strong>Output Parameters</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{aa}$</td>
<td>ACK pulse width</td>
<td>125$^1$</td>
<td>—</td>
</tr>
<tr>
<td>$t_{rdo}$</td>
<td>REQ inactive to new output data</td>
<td>0</td>
<td>50</td>
</tr>
<tr>
<td></td>
<td>(with REQ-edge latching)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{rdo}$</td>
<td>REQ to new output data</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>(with REQ-edge latching disabled)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{doa}$</td>
<td>Output data valid to ACK</td>
<td>25</td>
<td>—</td>
</tr>
<tr>
<td></td>
<td>(with REQ-edge latching disabled)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

$^1 t_{aa}$ (min) = 125 + programmable delay

All timing values are in nanoseconds.
Chapter 5  Signal Timing

**Trailing-Edge Mode**

In trailing-edge mode, the 6533 device and the peripheral device send each other pulses on the ACK and REQ lines. The trailing edge of the ACK or REQ pulse indicates that the 6533 device or peripheral device is ready for a transfer.

**Input**

In input mode, the 6533 device sends an ACK pulse of programmable width when ready to receive data. After receiving the trailing edge of the ACK pulse, the peripheral device can strobe data into the 6533 device by deasserting the REQ signal. The 6533 device sends another ACK pulse when ready for another input.

To slow down the handshake, you can specify a data-settling delay to increase the ACK pulse width.

**Output**

In output mode, the 6533 device sends an ACK pulse of programmable width after driving output data to indicate new, valid output data. The peripheral device can latch the data on the falling or rising edge of the ACK signal, or at any time before ending the REQ pulse. The peripheral device must respond with a REQ pulse, the trailing edge of which deasserts the ACK signal and requests additional data.

To slow down the handshake, you can specify a data-settling delay to increase the ACK pulse width and, therefore, the setup time from valid output data to the trailing edge of the ACK signal.
Figure 5-20 shows an input transfer in trailing-edge mode.

* With REQ-edge latching enabled, the data read is from the last inactive-going REQ edge.

**Figure 5-20.** Trailing-Edge Mode Input
Figure 5-21 shows a write transfer in trailing edge mode.

![Diagram showing Trailing-Edge Mode Output](image)

*With REQ-edge latching enabled, the data written is delayed until the next inactive-going REQ edge.

**Trailing-Edge Mode Timing Specifications**

Figures 5-22 and 5-23 show the timing diagrams for trailing-edge mode.
### Chapter 5  Signal Timing

#### Figure 5-22.  Trailing-Edge Mode Input Timing

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Input Parameters</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{rr^*}$</td>
<td>REQ pulse width</td>
<td>75</td>
<td>—</td>
</tr>
<tr>
<td>$t_{r^r}$</td>
<td>REQ inactive duration</td>
<td>75</td>
<td>—</td>
</tr>
<tr>
<td>$t_{dir^*}$</td>
<td>Input data setup to REQ inactive</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>(with REQ-edge latching)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{r^*di}$</td>
<td>Input data hold from REQ inactive</td>
<td>10</td>
<td>—</td>
</tr>
<tr>
<td>(with REQ-edge latching)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{dir}$</td>
<td>Input data setup to REQ</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>(with REQ-edge latching disabled)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{adi}$</td>
<td>Input data hold from ACK</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>(with REQ-edge latching disabled)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Output Parameters</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{aa^*}$</td>
<td>ACK pulse width</td>
<td>225$^1$</td>
<td>275$^2$</td>
</tr>
<tr>
<td>$t_{a^<em>a^</em>}$</td>
<td>ACK inactive to next REQ inactive</td>
<td>0</td>
<td>—</td>
</tr>
</tbody>
</table>

$^1$ $t_{aa^*}$ (min) = 225 + programmable delay  
$^2$ $t_{aa^*}$(max) = 275 + programmable delay  

All timing values are in nanoseconds.
Burst mode is a synchronous, or clocked, protocol. The data transmitter and receiver share a clock signal over the PCLK line.

In every clock cycle, the 6533 device asserts the ACK signal if it is ready to perform a transfer. If the peripheral device also asserts the REQ signal, a transfer occurs on the rising clock edge. Either the 6533 device or the peripheral device can insert wait states into the protocol by

---

**Figure 5-23.** Trailing-Edge Mode Output Timing
deasserting the ACK or REQ signal, respectively. Every clock cycle in which both the ACK and REQ signals are high transfers one data point.

The 6533 device can either drive an output clock signal onto the PCLK line or receive an input clock signal from the PCLK line. By default, the PCLK line is an input during output transfers, and an output during input transfers. In the default configuration, because the clock direction is the opposite of the data direction, any delay associated with the cable between the 6533 device and the peripheral device increases the data hold time available, although decreasing the data setup time. If necessary, for long cables, you can compensate for the decrease in data setup time by slowing down the PCLK clock.

**Burst Mode Timing Specifications**

Figure 5-24 shows a burst mode transfer data input example, and Figure 5-25 shows a burst mode transfer data output example, where D1 is data point number one, D2 is data point number 2, and so on. Figures 5-26 through 5-29 show the burst mode timing diagrams.

![Figure 5-24. Input Burst Mode Transfer Example](image-url)
Figure 5-25. Output Burst Mode Transfer Example
### Chapter 5 Signal Timing

#### DIO 6533 User Manual 5-30 © National Instruments Corporation

**Figure 5-26. Burst Mode Output Timing (Default)**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Input Parameters</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{pc}$</td>
<td>PCLK cycle time</td>
<td>50</td>
<td>—</td>
</tr>
<tr>
<td>$t_{pw}$</td>
<td>PCLK high pulse duration</td>
<td>20</td>
<td>—</td>
</tr>
<tr>
<td>$t_{pl}$</td>
<td>PCLK low pulse duration</td>
<td>20</td>
<td>—</td>
</tr>
<tr>
<td>$t_{rs}$</td>
<td>Setup time from REQ valid to PCLK falling edge</td>
<td>1</td>
<td>—</td>
</tr>
<tr>
<td>$t_{rh}$</td>
<td>Hold time from PCLK to REQ invalid</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td><strong>Output Parameters</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{pa}$</td>
<td>PCLK to ACK valid</td>
<td>—</td>
<td>22</td>
</tr>
<tr>
<td>$t_{ah}$</td>
<td>Hold time from PCLK to ACK invalid</td>
<td>3</td>
<td>—</td>
</tr>
<tr>
<td>$t_{pdo}$</td>
<td>PCLK to output data valid</td>
<td>—</td>
<td>28</td>
</tr>
<tr>
<td>$t_{doh}$</td>
<td>Hold time from PCLK to output data invalid</td>
<td>5</td>
<td>—</td>
</tr>
</tbody>
</table>

All timing values are in nanoseconds.
### Figure 5-27. Burst Mode Input Timing (Default)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Input Parameters</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{rs} )</td>
<td>Setup time from REQ valid to PCLK</td>
<td>12</td>
<td>—</td>
</tr>
<tr>
<td>( t_{rh} )</td>
<td>Hold time from PCLK to REQ invalid</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>( t_{dis} )</td>
<td>Setup time from input data valid to PCLK</td>
<td>4</td>
<td>—</td>
</tr>
<tr>
<td>( t_{dih} )</td>
<td>Hold time from PCLK to input data invalid</td>
<td>6</td>
<td>—</td>
</tr>
<tr>
<td><strong>Output Parameters</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( t_{pc} )</td>
<td>PCLK cycle time</td>
<td>( 50 )</td>
<td>( 700^1 )</td>
</tr>
<tr>
<td>( t_{pw} )</td>
<td>PCLK high pulse duration</td>
<td>( t_{pc}/2 - 5 )</td>
<td>( t_{pc}/2 + 5 )</td>
</tr>
<tr>
<td>( t_{pa} )</td>
<td>PCLK to ACK valid</td>
<td>—</td>
<td>18</td>
</tr>
<tr>
<td>( t_{ah} )</td>
<td>Hold time from PCLK to ACK invalid</td>
<td>3</td>
<td>—</td>
</tr>
</tbody>
</table>

\(^1\) \( t_{pc} \) = programmable delay from 100 to 700 ns, or 50 ns if programmable delay is 0. Timebase stability for the onboard 20 MHz clock source is 50 ppm.

All timing values are in nanoseconds.
### Parameter Description Minimum Maximum

<table>
<thead>
<tr>
<th>Input Parameters</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{rs} )</td>
<td>Setup time from REQ valid to PCLK</td>
<td>12</td>
</tr>
<tr>
<td>( t_{rh} )</td>
<td>Hold time from PCLK to REQ invalid</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Output Parameters</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{pc} )</td>
<td>PCLK cycle time</td>
<td>50</td>
</tr>
<tr>
<td>( t_{pw} )</td>
<td>PCLK high pulse duration</td>
<td>( t_{pc}/2 - 5 )</td>
</tr>
<tr>
<td>( t_{pa} )</td>
<td>PCLK to ACK valid</td>
<td>—</td>
</tr>
<tr>
<td>( t_{ah} )</td>
<td>Hold time from PCLK to ACK invalid</td>
<td>3</td>
</tr>
<tr>
<td>( t_{pdo} )</td>
<td>PCLK to output data valid</td>
<td>—</td>
</tr>
<tr>
<td>( t_{doh} )</td>
<td>Hold time from PCLK to output data invalid</td>
<td>4</td>
</tr>
</tbody>
</table>

\(^1\) \( t_{pc} \) = programmable delay from 100 to 700 ns, or 50 ns if programmable delay is 0. Timebase stability for the board 20 MHz clock source is 50 ppm. All timing values are in nanoseconds.

---

**Figure 5-28.** Burst Mode Output Timing (PCLK Reversed)
### Burst Mode Input Timing (PCLK Reversed)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{pc} )</td>
<td>PCLK cycle time</td>
<td>50</td>
<td>—</td>
</tr>
<tr>
<td>( t_{pw} )</td>
<td>PCLK high pulse duration</td>
<td>20</td>
<td>—</td>
</tr>
<tr>
<td>( t_{pl} )</td>
<td>PCLK low pulse duration</td>
<td>20</td>
<td>—</td>
</tr>
<tr>
<td>( t_{rs} )</td>
<td>Setup time from REQ valid to PCLK falling edge</td>
<td>1</td>
<td>—</td>
</tr>
<tr>
<td>( t_{rh} )</td>
<td>Hold time from PCLK to REQ invalid</td>
<td>0</td>
<td>—</td>
</tr>
<tr>
<td>( t_{pa} )</td>
<td>PCLK to ACK valid</td>
<td>—</td>
<td>22</td>
</tr>
<tr>
<td>( t_{ah} )</td>
<td>Hold time from PCLK to ACK invalid</td>
<td>3</td>
<td>—</td>
</tr>
</tbody>
</table>

All timing values are in nanoseconds.

**Figure 5-29.** Burst Mode Input Timing (PCLK Reversed)
Specifications

This appendix lists the specifications for the DIO 6533 devices. These specifications are typical at 25°C unless otherwise noted.

PCI-DIO-32HS, PXI-6533, AT-DIO-32HS, and DAQCard-6533 Devices

Digital I/O

Number of channels .........................32 input/output;
   4 dedicated output and control;
   4 dedicated input and status

Compatibility .............................TTL/CMOS (standard or wired-OR\(^1\))

Hysteresis .................................500 mV

---

1. As of NI-DAQ 5.1, LabVIEW does not support wired-OR outputs.
## Digital logic levels

<table>
<thead>
<tr>
<th>Level</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input low voltage</td>
<td>0 V</td>
<td>0.8 V</td>
</tr>
<tr>
<td>Input high voltage</td>
<td>2 V</td>
<td>5 V</td>
</tr>
<tr>
<td>Input low current for data lines</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>(V_{\text{in}} = 0.4) V</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>DPULL high</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>DPULL low</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>Input low current for control lines</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>(V_{\text{in}} = 0.4) V</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>CPULL high</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>CPULL low</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>Input high current for data lines</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>(V_{\text{in}} = 2.4) V</td>
<td>—</td>
<td>10 (\mu)A</td>
</tr>
<tr>
<td>DPULL high</td>
<td>—</td>
<td>40 (\mu)A</td>
</tr>
<tr>
<td>DPULL low</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>Input high current for control lines</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>(V_{\text{in}} = 2.4) V</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>CPULL high</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>CPULL low</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>Input low current for CPULL/DPULL</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>(V_{\text{in}} = 0.4) V</td>
<td>—</td>
<td>4 (\mu)A</td>
</tr>
<tr>
<td>Input high current for CPULL/DPULL</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>(V_{\text{in}} = 2.4) V</td>
<td>—</td>
<td>140 (\mu)A</td>
</tr>
</tbody>
</table>
Appendix A Specifications

Absolute max input voltage range ........ -0.3 to 5 V

Power-on state for outputs .................. Tri-stated, pulled up or down (selectable)

Data transfers ............................... Programmed I/O, DMA

### Strobed I/O

### Pattern Generation

Direction .................................... Input or output

Modes ........................................... Internally or externally timed
Sample rate (max sustainable) ............. System dependent

<table>
<thead>
<tr>
<th>Mode</th>
<th>Triton I Chip Set</th>
<th>Triton II Chip Set</th>
<th>Natoma Chip Set</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PCI-DIO-32HS</strong></td>
<td>Rates in MS/s (MB/s) on Sample Systems</td>
<td></td>
<td></td>
</tr>
<tr>
<td>32-bit input</td>
<td>2.8 (11.2)</td>
<td>4 (16)</td>
<td>4 (16)</td>
</tr>
<tr>
<td>16-bit input</td>
<td>4 (8)</td>
<td>5 (10)</td>
<td>6.67 (13.33)</td>
</tr>
<tr>
<td>8-bit input</td>
<td>6.67 (6.67)</td>
<td>10 (10)</td>
<td>10 (10)</td>
</tr>
<tr>
<td>32-bit output</td>
<td>1 (4)</td>
<td>2 (8)</td>
<td>3.33 (13.33)</td>
</tr>
<tr>
<td>16-bit output</td>
<td>1 (2)</td>
<td>2.5 (5)</td>
<td>3.33 (6.67)</td>
</tr>
<tr>
<td>8-bit output</td>
<td>2 (2)</td>
<td>5 (5)</td>
<td>6.67 (6.67)</td>
</tr>
<tr>
<td><strong>PXI-6533</strong></td>
<td>Rates in MS/s (MB/s) on Sample Systems</td>
<td></td>
<td></td>
</tr>
<tr>
<td>32-bit input</td>
<td>4 (16)</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>16-bit input</td>
<td>5 (10)</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>8-bit input</td>
<td>6.67 (6.67)</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>32-bit output</td>
<td>2.22 (8.88)</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>16-bit output</td>
<td>2.5 (5)</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>8-bit output</td>
<td>5 (5)</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>
Sample rate (peak internally timed, for small transfers) ................. 10 MS/s

Sample rate (peak externally timed, for small transfers) ................. 20 MS/s

Sample rate (min internally timed) ...... 1 S/10 min.

Sample rate (min externally timed) ...... No limit

1. Pattern generation rates depend on your computer, software, and other bus activity. The rates shown were measured for 100 kS transfers on sample Intel Pentium-based computers, using NI-DAQ software, with no other DAQ operations in progress. The PCI-DIO-32HS Triton I rates were measured on a 100 MHz Pentium computer with the Triton I (430FX) chip set. The PCI-DIO-32HS Triton II rates were measured on a 166 MHz Pentium computer with the Triton II HX (430HX) chip set. The PCI-DIO-32HS Natoma rates were measured on a 180 MHz Pentium Pro system with the Natoma (440FX) chip set. The PXI-6533 rates were measured using a 133 MHz Pentium CompactPCI controller with the Triton I chip set. The AT-DIO-32HS rates were measured using the dual-DMA transfer method on a 100 MHz Pentium computer with the Triton I (430FX) chip set. The DAQCard-6533 Triton I rates were measured using a 75 MHz Pentium computer with the Triton I (430FX) chip set. The DAQCard-6533 Triton II rates were measured using a 133 MHz Pentium computer with the Natoma (430HX) chip set. The DAQCard-6533 266 MHz Pentium II rates were measured using a 266 MHz Pentium II computer with the Natoma (440FX) chip set.
Handshaking

Direction ............................................ Input or output

Modes ................................................ 6 (burst, level-ACK, leading-edge pulse, trailing-edge pulse, long pulse, and 8255 emulation)

Transfer rate\(^1\) (max)

PCI-DIO-32HS ......................... up to 76 MB/s
(19 MS/s) at 32 bits;
up to 38 MB/s
(19 MS/s) at 16 bits;
up to 19 MB/s
(19 MS/s) at 8 bits

PXI-6533 ................................. up to 64 MB/s
(16 MS/s) at 32 bits;
up to 34 MB/s
(17 MS/s) at 16 bits;
up to 19 MB/s
(19 MS/s) at 8 bits

AT-DIO-32HS ......................... up to 1.8 MB/s
(450 kS/s) at 32 bits;
up to 1.8 MB/s
(900 kS/s) at 16 bits;
up to 1.8 MB/s
(1.8 MS/s) at 8 bits

---

1. Handshaking rates depend on your computer, software, other bus activity, and handshaking protocol. The rates shown were measured using NI-DAQ software and the burst-mode handshaking protocol, performing continuous waveform generation using 100,000-point or larger buffers, with no other DAQ operations in progress. The PCI-DIO-32HS, PXI-6533, and AT-DIO-32HS handshaking rates are DMA-based and do not necessarily increase as the speed of the computer increases. The PCI-DIO-32HS and AT-DIO-32HS rates shown were measured on a sample 100 MHz Intel Pentium-based computer with an Intel 430FX (Triton I) chip set. The PXI-6533 rates were measured using a 133 MHz Pentium CompactPCI controller with a Triton I chip set. The DAQCard-6533 rates do tend to increase as the speed of the computer increases. The DAQCard-6533 75 MHz Pentium rates were measured using a 75 MHz Pentium computer with the Triton I (430FX) chip set. The DAQCard-6533 133 MHz Pentium rates were measured using a 133 MHz Pentium computer with the Natoma (430HX) chip set. The DAQCard-6533 266 MHz Pentium II rates were measured using a 266 MHz Pentium II computer with the Natoma (440FX) chip set.
Pattern and Change Detection

Pattern-detection triggers ....................Start or stop on pattern
Pattern-detection resolution ................60 ns or one REQ period, depending on mode
Change-detection function ....................Sample on change
Change-detection resolution ..............150 ns

Triggers

Start and Stop Triggers
Compatibility ......................................TTL/CMOS
Trigger types .......................................Rising or falling edge, or digital pattern
Pulse width for edge triggers (min) ....10 ns
Pattern triggers detection capabilities ......................................Detect pattern match or mismatch on user-selected bits

RTSI Triggers (PCI, PXI, AT)
Trigger lines ...........................................7
Appendix A Specifications

Bus Interfaces

PCI-DIO-32HS/PXI-6533 type......... PCI master and target with onboard linking (scatter-gather) DMA
AT-DIO-32HS type..................... AT slave with dual DMA
DAQCard-6533 type................... PCMCIA slave

Power Requirement

+5 VDC (±5%)  
(with light output load) ................... 500 mA

Power available at I/O connector
PCI-DIO-32HS, PXI-6533, and AT-DIO-32HS .......... +4.65 to +5.25 VDC at 1 A
DAQCard-6533 ......................... +4.65 to +5.25 VDC at 250 mA

Physical

Dimensions, not including connectors ......................... 17.5 by 10.7 cm (6.9 by 4.2 in.)

I/O connector
PCI-DIO-32HS, PXI-6533, and AT-DIO-32HS .......... 68-pin male SCSI-II type
DAQCard-6533 ......................... 68-pin female PCMCIA connector
Environment

Operating temperature ............................0 to 55° C
Storage temperature ..............................–20 to 70° C
Relative humidity .................................5% to 90% noncondensing

Functional shock.................................MIL-T-28800 E Class 3 (per Section 4.5.5.4.1) Half-sine shock pulse, 11 ms duration, 30 g peak, 30 shocks per face

Operational random vibration ...............5 to 500 Hz, 0.31 grms, 3 axes
Nonoperational random vibration.........5 to 500 Hz, 2.5 grms, 3 axes

Note: Random vibration profiles were developed in accordance with MIL-T-28800E and MIL-STD-810E Method 514. Test levels exceed those recommended in MIL-STD-810E for Category 1 (Basic Transportation, Figures 514.4-1 through 514.4-3).
Optional Adapter Description

This appendix describes an optional 68-to-50-pin DIO 6533 device adapter. The adapter changes the pinout of the 6533 device to match the pinout of an AT-DIO-32F device. The adapter enables you to use the 6533 device with cables, signal conditioning modules, and other accessories that require an AT-DIO-32F pinout.

The adapter connects directly to a PCI-DIO-32HS, PXI-6533, or AT-DIO-32HS device. Using a PSHR68-68M shielded cable, you can also connect the adapter to a DAQCard 6533 device.

The female side of the adapter connects directly to the PCI-DIO-32HS, PXI-6533, or AT-DIO-32HS device, or to the PSHR68-68M cable. The male side of the adapter provides the pin assignments shown in Figure B-1. See Chapter 4, Signal Connections, for a description of each signal. The 50-pin adapter has no +5 V, CPULL, or DPULL pins, and has fewer ground pins than the 68-pin 6533 device connector.
<table>
<thead>
<tr>
<th>Pin</th>
<th>Assignment</th>
<th>Pin</th>
<th>Assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIOD1</td>
<td>1</td>
<td>DIOD4</td>
<td></td>
</tr>
<tr>
<td>DIOD3</td>
<td>3</td>
<td>DIOD0</td>
<td></td>
</tr>
<tr>
<td>DIOD6</td>
<td>5</td>
<td>DIOD7</td>
<td></td>
</tr>
<tr>
<td>DIOD2</td>
<td>7</td>
<td>DIOD5</td>
<td></td>
</tr>
<tr>
<td>DIOC5</td>
<td>9</td>
<td>DIOC7</td>
<td></td>
</tr>
<tr>
<td>DIOC3</td>
<td>11</td>
<td>DIOC1</td>
<td></td>
</tr>
<tr>
<td>DIOC2</td>
<td>13</td>
<td>DIOC0</td>
<td></td>
</tr>
<tr>
<td>DIOC6</td>
<td>15</td>
<td>DIOC4</td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>17</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>19</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>21</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>GND</td>
<td>23</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>ACK1</td>
<td>27</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>STOPTRIG1 (IN1)</td>
<td>29 30</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>PCLK1 (OUT1)</td>
<td>31 32</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>REQ1</td>
<td>33</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>DIOA4</td>
<td>35</td>
<td>DIOA6</td>
<td></td>
</tr>
<tr>
<td>DIOA0</td>
<td>37</td>
<td>DIOA2</td>
<td></td>
</tr>
<tr>
<td>DIOA1</td>
<td>39</td>
<td>DIOA3</td>
<td></td>
</tr>
<tr>
<td>DIOA7</td>
<td>41</td>
<td>DIOA5</td>
<td></td>
</tr>
<tr>
<td>DIOB5</td>
<td>43</td>
<td>DIOB2</td>
<td></td>
</tr>
<tr>
<td>DIOB7</td>
<td>45</td>
<td>DIOB6</td>
<td></td>
</tr>
<tr>
<td>DIOB0</td>
<td>47</td>
<td>DIOB3</td>
<td></td>
</tr>
<tr>
<td>DIOB4</td>
<td>49</td>
<td>DIOB1</td>
<td></td>
</tr>
</tbody>
</table>

**Figure B-1.** 68-to-50-Pin Adapter Pin Assignments
Customer Communication

For your convenience, this appendix contains forms to help you gather the information necessary to help us solve your technical problems and a form you can use to comment on the product documentation. When you contact us, we need the information on the Technical Support Form and the configuration form, if your manual contains one, about your system configuration to answer your questions as quickly as possible.

National Instruments has technical assistance through electronic, fax, and telephone systems to quickly provide the information you need. Our electronic services include a bulletin board service, an FTP site, a fax-on-demand system, and e-mail support. If you have a hardware or software problem, first try the electronic support systems. If the information available on these systems does not answer your questions, we offer fax and telephone support through our technical support centers, which are staffed by applications engineers.

Electronic Services

**Bulletin Board Support**

National Instruments has BBS and FTP sites dedicated for 24-hour support with a collection of files and documents to answer most common customer questions. From these sites, you can also download the latest instrument drivers, updates, and example programs. For recorded instructions on how to use the bulletin board and FTP services and for BBS automated information, call (512) 795-6990. You can access these services at:

- United States: (512) 794-5422
  - Up to 14,400 baud, 8 data bits, 1 stop bit, no parity
- United Kingdom: 01635 551422
  - Up to 9,600 baud, 8 data bits, 1 stop bit, no parity
- France: 01 48 65 15 59
  - Up to 9,600 baud, 8 data bits, 1 stop bit, no parity

**FTP Support**

To access our FTP site, log on to our Internet host, ftp.natinst.com, as anonymous and use your Internet address, such as joesmith@anywhere.com, as your password. The support files and documents are located in the /support directories.
**Fax-on-Demand Support**

Fax-on-Demand is a 24-hour information retrieval system containing a library of documents on a wide range of technical information. You can access Fax-on-Demand from a touch-tone telephone at (512) 418-1111.

**E-Mail Support (currently U.S. only)**

You can submit technical support questions to the applications engineering team through e-mail at the Internet address listed below. Remember to include your name, address, and phone number so we can contact you with solutions and suggestions.

support@natinst.com

**Telephone and Fax Support**

National Instruments has branch offices all over the world. Use the list below to find the technical support number for your country. If there is no National Instruments office in your country, contact the source from which you purchased your software to obtain support.

<table>
<thead>
<tr>
<th>Country</th>
<th>Telephone</th>
<th>Fax</th>
</tr>
</thead>
<tbody>
<tr>
<td>Australia</td>
<td>03 9879 5166</td>
<td>03 9879 6277</td>
</tr>
<tr>
<td>Austria</td>
<td>0662 45 79 90 0</td>
<td>0662 45 79 90 19</td>
</tr>
<tr>
<td>Belgium</td>
<td>02 757 00 20</td>
<td>02 757 03 11</td>
</tr>
<tr>
<td>Canada (Ontario)</td>
<td>905 785 0085</td>
<td>905 785 0086</td>
</tr>
<tr>
<td>Canada (Quebec)</td>
<td>514 694 8521</td>
<td>514 694 4399</td>
</tr>
<tr>
<td>Denmark</td>
<td>45 76 26 00</td>
<td>45 76 26 02</td>
</tr>
<tr>
<td>Finland</td>
<td>09 725 725 11</td>
<td>09 725 725 55</td>
</tr>
<tr>
<td>France</td>
<td>01 48 14 24 24</td>
<td>01 48 14 24 14</td>
</tr>
<tr>
<td>Germany</td>
<td>089 741 31 30</td>
<td>089 714 60 35</td>
</tr>
<tr>
<td>Hong Kong</td>
<td>2645 3186</td>
<td>2686 8505</td>
</tr>
<tr>
<td>Israel</td>
<td>03 5734815</td>
<td>03 5734816</td>
</tr>
<tr>
<td>Italy</td>
<td>02 413091</td>
<td>02 41309215</td>
</tr>
<tr>
<td>Japan</td>
<td>03 5472 2970</td>
<td>03 5472 2977</td>
</tr>
<tr>
<td>Korea</td>
<td>02 596 7456</td>
<td>02 596 7455</td>
</tr>
<tr>
<td>Mexico</td>
<td>5 520 2635</td>
<td>5 520 3282</td>
</tr>
<tr>
<td>Netherlands</td>
<td>0348 433466</td>
<td>0348 430673</td>
</tr>
<tr>
<td>Norway</td>
<td>32 84 84 00</td>
<td>32 84 86 00</td>
</tr>
<tr>
<td>Singapore</td>
<td>2265886</td>
<td>2265887</td>
</tr>
<tr>
<td>Spain</td>
<td>91 640 0085</td>
<td>91 640 0533</td>
</tr>
<tr>
<td>Sweden</td>
<td>08 730 49 70</td>
<td>08 730 43 70</td>
</tr>
<tr>
<td>Switzerland</td>
<td>056 200 51 51</td>
<td>056 200 51 55</td>
</tr>
<tr>
<td>Taiwan</td>
<td>02 377 1200</td>
<td>02 737 4644</td>
</tr>
<tr>
<td>United States</td>
<td>512 795 8248</td>
<td>512 794 5678</td>
</tr>
<tr>
<td>United Kingdom</td>
<td>01635 523545</td>
<td>01635 523154</td>
</tr>
</tbody>
</table>
Technical Support Form

Photocopy this form and update it each time you make changes to your software or hardware, and use the completed copy of this form as a reference for your current configuration. Completing this form accurately before contacting National Instruments for technical support helps our applications engineers answer your questions more efficiently.

If you are using any National Instruments hardware or software products related to this problem, include the configuration forms from their user manuals. Include additional pages if necessary.

Name __________________________________________________________________________

Company _______________________________________________________________________

Address ________________________________________________________________________

_______________________________________________________________________________

Fax (___ )___________________ Phone (___ ) ________________________________________

Computer brand ________________ Model ________________ Processor___________________

Operating system (include version number) ____________________________________________

Clock speed _____MHz   RAM _____MB  Display adapter __________________________

Mouse ___yes   ___no     Other adapters installed _______________________________________

Hard disk capacity _____MB   Brand _____________________________________________

Instruments used _________________________________________________________________

_______________________________________________________________________________

National Instruments hardware product model __________  Revision ______________________

Configuration ___________________________________________________________________

National Instruments software product ____________________________ Version ____________

Configuration ___________________________________________________________________

The problem is: __________________________________________________________________

_______________________________________________________________________________

_______________________________________________________________________________

_______________________________________________________________________________

_______________________________________________________________________________

List any error messages: ___________________________________________________________

_______________________________________________________________________________

_______________________________________________________________________________

The following steps reproduce the problem:____________________________________________

_______________________________________________________________________________

_______________________________________________________________________________

_______________________________________________________________________________

_______________________________________________________________________________

_______________________________________________________________________________
DIO 6533 Hardware and Software Configuration Form

Record the settings and revisions of your hardware and software on the line to the right of each item. Complete a new copy of this form each time you revise your software or hardware configuration, and use this form as a reference for your current configuration. Completing this form accurately before contacting National Instruments for technical support helps our applications engineers answer your questions more efficiently.

National Instruments Products

DAQ hardware ____________________________________________________________
Serial number of hardware ________________________________________________
Interrupt level of hardware ________________________________________________
DMA channels of hardware _________________________________________________
Base I/O address of hardware ______________________________________________
Programming choice _______________________________________________________
National Instruments software name and version ______________________________
Other boards in system ____________________________________________________
Base I/O address of other boards __________________________________________
DMA channels of other boards _____________________________________________
Interrupt level of other boards _____________________________________________

Other Products

Computer make and model _________________________________________________
Microprocessor __________________________________________________________
Clock frequency or speed _________________________________________________
Type of video board installed _____________________________________________
Operating system version _________________________________________________
Operating system mode _________________________________________________
Programming language _________________________________________________
Programming language version _____________________________________________
Other boards in system _________________________________________________
Base I/O address of other boards __________________________________________
DMA channels of other boards _____________________________________________
Interrupt level of other boards ___________________________________________
Documentation Comment Form

National Instruments encourages you to comment on the documentation supplied with our products. This information helps us provide quality products to meet your needs.

Title:   DIO 6533 User Manual
Edition Date:  July 1997
Part Number:  321464B-01

Please comment on the completeness, clarity, and organization of the manual.

_______________________________________________________________________________
_______________________________________________________________________________
_______________________________________________________________________________
_______________________________________________________________________________
_______________________________________________________________________________
_______________________________________________________________________________
_______________________________________________________________________________

If you find errors in the manual, please record the page numbers and describe the errors.

_______________________________________________________________________________
_______________________________________________________________________________
_______________________________________________________________________________
_______________________________________________________________________________
_______________________________________________________________________________
_______________________________________________________________________________
_______________________________________________________________________________

Thank you for your help.

Name _________________________________________________________________________
Title __________________________________________________________________________
Company _______________________________________________________________________
Address _______________________________________________________________________

Phone (___ )__________________________  Fax (___ ) _________________________________

Mail to:  Technical Publications
          National Instruments Corporation
          6504 Bridge Point Parkway
          Austin, TX  78730-5039

Fax to:  Technical Publications
         National Instruments Corporation
         (512) 794-5678
<table>
<thead>
<tr>
<th>Prefix</th>
<th>Meaning</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>m-</td>
<td>milli-</td>
<td>$10^{-3}$</td>
</tr>
<tr>
<td>µ-</td>
<td>micro-</td>
<td>$10^{-6}$</td>
</tr>
<tr>
<td>n-</td>
<td>nano-</td>
<td>$10^{-9}$</td>
</tr>
<tr>
<td>k-</td>
<td>kilo-</td>
<td>$10^3$</td>
</tr>
<tr>
<td>M-</td>
<td>mega-</td>
<td>$10^6$</td>
</tr>
</tbody>
</table>

**Symbols**

- $^\circ$ degree
- - negative of, or minus
- $\Omega$ ohm
- / per
- % percent
- $\pm$ plus or minus
- $+$ positive of, or plus
### Glossary

<table>
<thead>
<tr>
<th>A</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>amperes</td>
</tr>
<tr>
<td>AC</td>
<td>alternating current</td>
</tr>
<tr>
<td>ACK</td>
<td>acknowledge signal</td>
</tr>
<tr>
<td>address</td>
<td>character code that identifies a specific location (or series of locations) in memory</td>
</tr>
<tr>
<td>ANSI</td>
<td>American National Standards Institute</td>
</tr>
<tr>
<td>asynchronous</td>
<td>hardware—a property of an event that occurs at an arbitrary time, without synchronization to a reference clock</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>B</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>b</td>
<td>bit—one binary digit, either 0 or 1</td>
</tr>
<tr>
<td>B</td>
<td>byte—eight related bits of data, an eight-bit binary number. Also used to denote the amount of memory required to store one byte of data.</td>
</tr>
<tr>
<td>base address</td>
<td>a memory address that serves as the starting address for programmable registers. All other addresses are located by adding to the base address.</td>
</tr>
<tr>
<td>bus</td>
<td>the group of conductors that interconnect individual circuitry in a computer. Typically, a bus is the expansion vehicle to which I/O or other devices are connected. Examples of PC buses are the AT, EISA, and PCI bus.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>C</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Celsius</td>
</tr>
<tr>
<td>clock</td>
<td>hardware component that controls timing for reading from or writing to groups</td>
</tr>
<tr>
<td>CMOS</td>
<td>complementary metal-oxide semiconductor</td>
</tr>
<tr>
<td>CPU</td>
<td>central processing unit</td>
</tr>
<tr>
<td>CPULLL</td>
<td>control pullup/pulldown selection</td>
</tr>
</tbody>
</table>
crosstalk an unwanted signal on one channel due to an input on a different channel

current drive capability the amount of current a digital or analog output channel is capable of sourcing or sinking while still operating within voltage range specifications

current sinking the ability of a DAQ board to dissipate current for analog or digital output signals

current sourcing the ability of a DAQ board to supply current for analog or digital output signals

D

DAQ data acquisition—(1) collecting and measuring electrical signals from sensors, transducers, and test probes or fixtures and inputting them to a computer for processing; (2) collecting and measuring the same kinds of electrical signals with A/D and/or DIO boards plugged into a computer, and possibly generating control signals with D/A and/or DIO boards in the same computer

DC direct current

device a plug-in data acquisition board, card, or pad that can contain multiple channels and conversion devices. Plug-in boards, PCMCIA cards, and devices such as the DAQPad-1200, which connects to your computer parallel port, are all examples of DAQ devices. SCXI modules are distinct from devices, with the exception of the SCXI-1200, which is a hybrid.

digital input group a collection of digital input ports. You can associate each group with its own clock rates, handshaking modes, buffer configurations, and so on. A port cannot belong to more than one group.

digital output group a collection of digital output ports. You can associate each group with its own clock rates, handshaking modes, buffer configurations, and so forth. A port cannot belong to more than one group.

digital trigger a TTL level signal having two discrete levels—a high and a low level—that starts or stops an operation

DIO digital input/output
Glossary

DLL  dynamic link library—a software module in Microsoft Windows containing executable code and data that can be called or used by Windows applications or other DLLs. Functions and data in a DLL are loaded and linked at run time when they are referenced by a Windows application or other DLLs.

DMA  direct memory access—a method by which data can be transferred to/from computer memory from/to a device or memory on the bus while the processor does something else. DMA is the fastest method of transferring data to/from computer memory.

DPULL  data pullup/pulldown selection

drivers  software that controls a specific hardware device such as a DAQ board

EEPROM  electrically erasable programmable read-only memory—ROM that can be erased with an electrical signal and reprogrammed

EISA  extended industry standard architecture

event  the condition or state of an analog or digital signal

external trigger  a voltage pulse from an external source that triggers an event such as A/D conversion

FIFO  first-in first-out memory buffer—the first data stored is the first data sent to the acceptor. FIFOs are often used on DAQ devices to temporarily store incoming or outgoing data until that data can be retrieved or output. For example, an analog input FIFO stores the results of A/D conversions until the data can be retrieved into system memory, a process that requires the servicing of interrupts and often the programming of the DMA controller. This process can take several milliseconds in some cases. During this time, data accumulates in the FIFO for future retrieval. With a larger FIFO, longer latencies can be tolerated. In the case of analog output, a FIFO permits faster update rates, because the waveform data can be stored on the FIFO ahead of time. This again reduces the effect of latencies associated with getting the data from system memory to the DAQ device.
Glossary

**ft.** feet

**G**

**glitch** a brief, unwanted change, or disturbance, in a signal level

**GND** ground

**H**

**h** hour

**handshaked digital I/O** a type of strobed digital I/O in which control signals pass both to and from the digital device, timing and confirming each data transfer. Also called *full, or two-way* handshaking, to distinguish this type of transfer from pattern generation.

**hardware** the physical components of a computer system, such as the circuit boards, plug-in boards, chassis, enclosures, peripherals, cables, and so on

**hardware triggering** a form of triggering where you set the start time of an acquisition and gather data at a known position in time relative to a trigger signal

**hex** hexadecimal

**Hz** hertz—the number of scans read or updates written per second

**I**

**IBM** International Business Machines

**IC** integrated circuit

**ID** identification

**in.** inches

**interrupt** a computer signal indicating that the CPU should suspend its current task to service a designated activity

**interrupt level** the relative priority at which a device can interrupt
Glossary

I/O  input/output–the transfer of data to/from a computer system involving communications channels, operator interface devices, and/or data acquisition and control interfaces

$I_{OH}$  current, output high

$I_{OL}$  current, output low

IRQ  interrupt request signal

ISA  industry standard architecture

K

kbytes/s  a unit for data transfer that means 1,000, or $10^3$, bytes/s

kS  1,000 samples

Kword  1,024 words of memory

L

LabVIEW  laboratory virtual instrument engineering workbench

latched digital I/O  See strobed digital I/O.

LED  light-emitting diode

LSB  least significant bit

M

m  meters

max  maximum

MB  megabytes of memory

min  minimum

min.  minute

MSB  most significant bit
mux multiplexer—a switching device with multiple inputs that sequentially connects each of its inputs to its output, typically at high speeds, in order to measure several signals with a single analog input channel

N

NI-DAQ NI driver software for DAQ hardware

noise an undesirable electrical signal—Noise comes from external sources such as the AC power line, motors, generators, transformers, fluorescent lights, soldering irons, CRT displays, computers, electrical storms, welders, radio transmitters, and internal sources such as semiconductors, resistors, and capacitors. Noise corrupts signals you are trying to send or receive.

nonlatched digital I/O See unstrobed digital I/O.

O

operating system base-level software that controls a computer, runs programs, interacts with users, and communicates with installed hardware or peripheral devices

optical isolation the technique of using an optoelectric transmitter and receiver to transfer data without electrical continuity, to eliminate high-potential differences and transients

P

pattern generation a type of strobed digital I/O in which timing signals pass either to or from the digital device, but not in both directions. Typically, the timing signals occur at a constant rate, resulting in constant-rate digital data acquisition or waveform generation.

PCI Peripheral Component Interconnect—a high-performance expansion bus architecture originally developed by Intel to replace ISA and EISA. It is achieving widespread acceptance as a standard for PCs and work-stations; it offers a theoretical maximum transfer rate of 132 Mbytes/s.

PCLK peripheral clock signal
**Glossary**

PCMCIA

an expansion bus architecture that has found widespread acceptance as a de facto standard in notebook-size computers. It originated as a specification for add-on memory cards written by the Personal Computer Memory Card International Association.

peripheral device

an external device that a board controls, monitors, tests, or communicates with

Plug and Play devices

devices that do not require dip switches or jumpers to configure resources on the devices

Plug and Play ISA

a specification prepared by Microsoft, Intel, and other PC-related companies that will result in PCs with plug-in boards that can be fully configured in software, without jumpers or switches on the boards

port

(1) a communications connection on a computer or a remote controller (2) a digital port, consisting of four or eight lines of digital input and/or output

posttrigger acquisition

the technique used on a DAQ board to acquire a programmed number of samples after trigger conditions are met

PPI

programmable peripheral interface

ppm

parts per million

pretrigger acquisition

the technique used on a DAQ board to keep a continuous buffer filled with data, so that when the trigger conditions are met, the sample includes the data leading up to the trigger condition

programmed I/O

the standard method a CPU uses to access an I/O device each byte of data is read or written by the CPU

protocol

the exact sequence of bits, characters, and control codes used to transfer data between computers and peripherals through a communications channel, such as the GPIB

**R**

RAM

random-access memory

REQ

request signal

ribbon cable

a flat cable in which the conductors are side by side
RGND reserved ground
rms root mean square
RTSI Bus real-time system integration bus—the National Instruments timing bus that connects DAQ boards directly, by means of connectors on top of the boards, for precise synchronization of functions

S

s seconds
S samples
settling time the amount of time required for a voltage to reach its final value within specified limits
S/s samples per second
STARTTRIG start trigger signal
STOPTRIG stop trigger signal
strobed digital I/O a type of digital input or output in which hardware uses timing signals to regulate the rate of input or output. Types of strobed digital I/O include *handshaking* and *pattern generation*.
switchless device devices that do not require dip switches or jumpers to configure resources on the devices—also called *Plug and Play* devices
synchronous hardware—a property of an event that is synchronized to a reference clock

T

transfer rate the rate, measured in bytes/s, at which data is moved from source to destination after software initialization and set up operations; the maximum rate at which the hardware can operate
trigger any event that causes, starts, or stops some form of data capture
tri-state a third output state, other than high or low, in which the output is undriven
TTL | transistor-transistor logic

U | unstrobed digital I/O a type of digital input or output in which software reads or writes the digital line or port states directly, without using any handshaking or hardware-controlled timing functions. Also called immediate, nonhandshaking, or unlatched digital I/O.

update | the output equivalent of a scan. One or more analog or digital output samples. Typically, the number of output samples in an update is equal to the number of channels in the output group. For example, one pulse from the update clock produces one update which sends one new sample to every analog output channel in the group.

V | volts

Vcc | the voltage of the power supply from the computer, approximately 5 V

VDC | volts direct current

ViH | volts, input high

ViL | volts, input low

Vin | volts in

VoH | volts, output high

VoL | volts, output low

Vref | reference voltage

W | data path between nodes

wired-OR | a type of output driver that provides sink current but little or no source current, and is typically used with a pull-up resistor to provide source current. If you connect two or more wired-OR outputs together, any one
of the output drivers can drive the resulting connection low. Also called an open-collector or open-drain driver.

word

the standard number of bits that a processor or memory manipulates at one time. Microprocessors typically use 8, 16, or 32-bit words.

working voltage

the highest voltage that should be applied to a product in normal use, normally well under the breakdown voltage for safety margin
Index

Numbers
+5 V signal
  connecting to GND, RGND, or output pin (caution), 4-14
  description (table), 4-5
8255 emulation, 5-4 to 5-7
  input, 5-5 to 5-6
  output, 5-6 to 5-7
  purpose and use, 3-9
  timing specifications (figure), 5-8

A
ACK<1..2> signal. See also level ACK mode.
  control signal summary (table), 4-7
  description (table), 4-3
  reversing pin assignments (note), 4-2
  timing connections, 4-13
adapter, optional
  description, B-1
  pin assignments (figure), B-2
addresses
  base I/O address selection, 2-6
  PC AT I/O address map (table), 2-6 to 2-8
AT device configuration, 2-5 to 2-9
  base I/O address selection, 2-6
  DMA channel selection, 2-6
  interrupt channel selection, 2-6 to 2-9
  Plug and Play mode, 2-5
  switchless data acquisition, 2-5

AT-DIO-32HS
  block diagram, 3-3
  installation, 2-3
  overview, 1-1

B
base I/O address selection, 2-6
bulletin board support, C-1
burst mode, 5-27 to 5-33
  purpose and use, 3-10, 5-27 to 5-28
  timing specifications, 5-28 to 5-33
  input mode transfer example (figure), 5-28
  input timing
    default (figure), 5-31
    PCLK reversed (figure), 5-33
  output mode transfer example (figure), 5-29
  output timing
    default (figure), 5-30
    PCLK reversed (figure), 5-32
bus interface specifications, A-8

C
change detection
  definition, 3-6
  purpose and use, 3-7 to 3-8
  clocks, board and RTSI, 4-8
configuration
  AT devices, 2-5 to 2-9
    base I/O address selection, 2-6
    DMA channel selection, 2-6
interrupt channel selection, 2-6 to 2-9
Plug and Play mode, 2-5
switchless data acquisition, 2-5
PCI, PXI, and DAQCard devices, 2-4
control signal summary, 4-7
CPULL signal
description (table), 4-5
pull-up and pull-down connections, 4-13 to 4-14
customer communication, xiv, C-1 to C-2

D
DAQ-DIO chip, 1-2
DAQCard-6533
block diagram, 3-4
configuration, 2-4
installation, 2-3 to 2-4
overview, 1-1
data signal connections, 4-9 to 4-13
example (figure), 4-11
strobed I/O, 4-12 to 4-13
unstrobed I/O, 4-10 to 4-12
digital I/O specifications, A-1 to A-3
DIO 6533 devices
optional equipment, 1-7
overview, 1-1 to 1-2
requirements for getting started, 1-3 to 1-4
software programming choices, 1-4 to 1-6
National Instruments application software, 1-4 to 1-5
NI-DAQ driver software, 1-5 to 1-6
register-level programming, 1-6
unpacking, 1-8
using PXI with CompactPCI, 1-2 to 1-3
DIOA<0..7> signal
description (table), 4-4
unstrobed I/O, 4-10 to 4-11
DIOB<0..7> signal
description (table), 4-4
DMA channel selection
PC AT 16-bit DMA channel assignment map (table), 2-9
software configured, 2-6
documentation
conventions used in manual, xii
National Instruments documentation, xii-xiii
organization of manual, xi-xiii
related documentation, xiii
DPULL signal
description (table), 4-5
pull-up and pull-down connections, 4-13 to 4-14
drive current characteristic, 4-6

e
e-mail support, C-2
electronic support services, C-1 to C-2
environment specifications, A-9
environmental noise, minimizing, 4-14 to 4-15
equipment, optional, 1-7

F
fax and telephone support, C-2
Fax-on-Demand support, C-2
field wiring and termination, 4-14 to 4-16
FTP support, C-1
full handshaking transfer. See handshaking transfer.

G
GND signal (table), 4-5
ground reference characteristic, 4-6
groups of ports, 3-5
handshake timing, 5-4 to 5-33
  8255 emulation, 5-4 to 5-7
  burst mode, 5-27 to 5-33
  leading-edge mode, 5-14 to 5-18
  level-ACK mode, 5-9 to 5-14
  long-pulse mode, 5-19 to 5-22
  trailing-edge mode, 5-23 to 5-27
handshaking protocols, 3-8 to 3-10
  8255 emulation, 3-9
  burst mode, 3-10
  comparison of protocols, 3-10 to 3-11
  leading-edge pulse, 3-9
  level ACK, 3-9
  long pulse, 3-9
  trailing-edge pulse, 3-9
handshaking transfer
  controlling line polarities, 3-13
  controlling startup sequence, 3-12
  overview, 3-6
  starting, 3-12 to 3-13
hardware configuration. See configuration.
hardware groups, 3-5
hardware installation. See installation.
hardware overview, 3-1 to 3-14
  block diagrams
    AT-DIO-32HS, 3-3
    DAQCard-6533, 3-4
    PCI-DIO-32HS/PXI-6533, 3-2
strobed I/O, 3-5 to 3-13
  comparison of handshaking protocols, 3-10 to 3-11
  definition, 3-5
  handshaking protocols, 3-8 to 3-10
  pattern and change detection, 3-6 to 3-8
  starting handshaking transfer, 3-12 to 3-13
  transfer rates, 3-13 to 3-14
achieving highest possible rates, 3-13 to 3-14
  maximum, 3-13

I

I/O connector, 4-1 to 4-9
  control signal summary, 4-7
  exceeding maximum ratings (note), 4-1
  pin assignments (table), 4-2
  RTSI bus interface, 4-7 to 4-9
  signal characteristics, 4-6
  signal descriptions (table), 4-3 to 4-5
initial state of signals, 4-6
installation
  AT-DIO-32HS, 2-3
  DAQCard-6533, 2-3 to 2-4
  PCI-DIO-32HS, 2-1 to 2-2
  PXI-6533, 2-2 to 2-3
  software, 2-1
  unpacking the DIO 6533, 1-8
interrupt channel selection, 2-6 to 2-9
  PC AT 16-bit DMA channel assignment map (table), 2-9
  PC AT I/O address map (table), 2-6 to 2-8
  PC AT interrupt assignment map (table), 2-8 to 2-9

L

leading-edge mode, 5-14 to 5-18
  input, 5-14, 5-15
  output, 5-14, 5-16
  purpose and use, 3-9
  timing specifications
    input timing (figure), 5-17
    output timing (figure), 5-18
level ACK mode, 5-9 to 5-13
  input, 5-9, 5-10
  output, 5-10 to 5-11
purpose and use, 3-9
  timing specifications, 5-11 to 5-13
    input timing (figure), 5-12
    output timing (figure), 5-13
line polarities, controlling, 3-13
long-pulse mode, 5-19 to 5-22
  input (figure), 5-19
  output (figure), 5-20
  purpose and use, 3-9
  timing specifications
    input timing (figure), 5-21
    output timing (figure), 5-22

M
manual. See documentation.
message generation, 3-8

N
National Instruments application software, 1-4 to 1-5
NI-DAQ driver software, 1-5 to 1-6
noise, minimizing, 4-14 to 4-15

P
pattern generation
  change detection, 3-7 to 3-8
  definition, 3-6
  message generation, 3-8
  overview, 3-5 to 3-6
  pattern-detection triggers, 3-6 to 3-7
    example, 3-7
    specifying parameters to
    pattern-detection circuit, 3-6 to 3-7
  pattern generation timing, 5-1 to 5-4
    example (figure), 5-1
    overview, 5-1
    request timing, 5-2 to 5-3
  external requests, 5-2 to 5-3
  internal requests, 5-2
  trigger timing, 5-3 to 5-4
PC AT devices. See AT device configuration.
PCI-DIO-32HS
  block diagram, 3-2
  configuration, 2-4
  installation, 2-1 to 2-2
  overview, 1-1
PCLK<1..2> signal
  control signal summary (table), 4-7
  description (table), 4-4
peripheral device, 3-5
physical specifications, A-8
pin assignments
  I/O connector (figure), 4-2
  optional adapter (figure), B-2
pins used by PXI-6533 device (table), 1-3
Plug and Play mode, configuring, 2-5
polarity, of signals, 4-6
power connections, 4-14
power requirement specifications, A-8
pull-up and pull-down connections, 4-13 to 4-14
pull-up/pull-down characteristics, 4-6
pulses
  leading-edge pulse, 3-9
  long pulse, 3-9
  trailing-edge pulse, 3-9
PXI-6533
  block diagram, 3-2
  configuration, 2-4
  installation, 2-2 to 2-3
  overview, 1-1
  pins used by (table), 1-3
R
register-level programming, 1-6
REQ<1..2> signal
control signal summary (table), 4-7
description (table), 4-3
reversing pin assignments (note), 4-2
timing connections, 4-13
requirements for getting started, 1-4
RGND signal (table), 4-5
RTSI bus interface, 4-7 to 4-9
board and RTSI clocks, 4-8
RTSI triggers, 4-8
signal connections (figure), 4-9

S
Shottky diode, 4-15
signal connections, 4-1 to 4-16
data signal connections, 4-9 to 4-13
strobed I/O, 4-12 to 4-13
unstrobed I/O, 4-10 to 4-12
field wiring and termination, 4-14 to 4-16
I/O connector, 4-1 to 4-9
control signal summary, 4-7
pin assignments (table), 4-2
RTSI bus interface, 4-7 to 4-9
signal characteristics, 4-6
signal descriptions (table), 4-3 to 4-5
power connections, 4-14
pull-up and pull-down connections, 4-13
to 4-14
timing connections, 4-13
signal timing, 5-1 to 5-33
handshake timing, 5-4 to 5-33
8255 emulation, 5-4 to 5-7
burst mode, 5-27 to 5-33
leading-edge mode, 5-14 to 5-18
level-ACK mode, 5-9 to 5-14
long-pulse mode, 5-19 to 5-22
trailing-edge mode, 5-23 to 5-27
pattern generation timing, 5-1 to 5-4
example (figure), 5-1
overview, 5-1
request timing, 5-2 to 5-3
trigger timing, 5-3 to 5-4
software installation, 2-1
software programming choices, 1-4 to 1-6
National Instruments application
software, 1-4 to 1-5
NI-DAQ driver software, 1-5 to 1-6
register-level programming, 1-6
specifications
bus interfaces, A-8
digital I/O, A-1 to A-3
environment, A-9
physical, A-8
power requirement, A-8
strobed I/O, A-3 to A-7
handshaking, A-6 to A-7
pattern and change detection, A-7
pattern generation, A-3 to A-5
triggers
RTSI triggers, A-7
start and stop triggers, A-7
STOPTRIG<1..2> signal
control signal summary (table), 4-7
description (table), 4-4
timing connections, 4-13
strobed I/O, 3-5 to 3-13
data signal connections, 4-12 to 4-13
definition, 3-5
handshaking protocols, 3-8 to 3-10
8255 emulation, 3-9
burst mode, 3-10
comparison of protocols, 3-10 to 3-11
leading-edge pulse, 3-9
level ACK, 3-9
long pulse, 3-9
trailing-edge pulse, 3-9
handshaking transfer
controlling line polarities, 3-13
controlling startup sequence, 3-12
overview, 3-6
starting, 3-12 to 3-13
pattern generation, 3-6 to 3-8
change detection, 3-7 to 3-8
message generation, 3-8
overview, 3-5 to 3-6
pattern-detection triggers, 3-6 to 3-7
specifications, A-3 to A-7
handshaking, A-6 to A-7
pattern and change detection, A-7
pattern generation, A-3 to A-5
switchless data acquisition, 2-5

T
technical support, C-1 to C-2
telephone and fax support, C-2
termination and field wiring, 4-14 to 4-16
timing connections, 4-13
timing of signals. See signal timing.
trailing-edge mode, 5-23 to 5-27
input, 5-23, 5-24
output, 5-23, 5-25
purpose and use, 3-9
timing specifications
input timing (figure), 5-26
output timing (figure), 5-27
transfer rates, 3-13 to 3-14
achieving highest possible rates, 3-13 to 3-14
maximum, 3-13
transmission line terminations (figure), 4-16
triggers
RTSI triggers, 4-8
specifications
RTSI triggers, A-7
start and stop triggers, A-7
two-way handshaking transfer. See handshaking transfer.

U
unpacking the DIO 6533, 1-8
unstrobed I/O, 4-10 to 4-12